Senior Test Engineering Leader — ATE & NPI Strategy

OSI Engineering

San Jose (CA)

On-site

USD 200,000 - 240,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

A leading semiconductor firm in San Jose is seeking a Senior Manager of Test Engineering. This role involves defining test strategies for next-generation products, managing teams, and collaborating with stakeholders. The ideal candidate will possess a strong background in electrical engineering, DFT methodologies, and experience in high-speed digital products. This is a full-time onsite position offering a salary range of $200,000-$240,000 based on experience.

Qualifications

  • 10+ years of experience in a relevant field.
  • Deep expertise in DFT methodologies like Scan and ATPG.
  • Strong background in DDR and high-speed digital products.

Responsibilities

  • Define and drive the ATE roadmap and strategy.
  • Lead multiple NPI test engineering teams.
  • Manage the full product lifecycle.

Skills

DFT methodologies
Electrical Engineering
Problem-solving mindset
Collaboration skills

Education

B.S./M.S. in Electrical Engineering or equivalent

Tools

Advantest V93k

Job description

A leading semiconductor firm in San Jose is seeking a Senior Manager of Test Engineering. This role involves defining test strategies for next-generation products, managing teams, and collaborating with stakeholders. The ideal candidate will possess a strong background in electrical engineering, DFT methodologies, and experience in high-speed digital products. This is a full-time onsite position offering a salary range of $200,000-$240,000 based on experience.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Test Engineer - Semiconductor ATE & NPI (Hybrid)
Staff Test Engineer - Semiconductor ATE & NPI (Hybrid)

OSI Engineering • San Jose (CA)

Hybrid
USD 159,300 - 194,700
Medical insurance
Vision insurance
401(k)
Senior ATE Test Engineer - Semiconductor NPI and Automation
Senior ATE Test Engineer - Semiconductor NPI and Automation

Gsme • San Jose (CA)

On-site
USD 100,000 - 130,000
Senior FPGA Test Development Lead | ATE & Yield Optimizer
Senior FPGA Test Development Lead | ATE & Yield Optimizer

Achronix Semiconductor Corporation • Santa Clara (CA)

On-site
USD 150,000 - 180,000
Senior Test Engineer – ATE & Wafer Sort
Senior Test Engineer – ATE & Wafer Sort

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 163,000
Competitive base pay
Health benefits
Retirement savings plans
+1
Senior Manager Test Engineering
Senior Manager Test Engineering

OSI Engineering • San Jose (CA)

On-site
USD 200,000 - 240,000
Senior Test Architect - Semiconductor & Automation
Senior Test Architect - Semiconductor & Automation

Teradyne • San Jose (CA)

Hybrid
USD 171,000 - 272,000
Discretionary bonus
Head of ATE Test Engineering
Head of ATE Test Engineering

Ampere • Santa Clara (CA)

On-site
USD 279,500 - 419,500
Premium medical, dental, vision insurance
Unlimited flextime
Healthy snacks and drinks
Senior Microelectronics Test Engineer: Lead ATE Testing
Senior Microelectronics Test Engineer: Lead ATE Testing

Inuplands • Cambridge (MA)

On-site
USD 82,300 - 220,000
Work-life balance programs
Employee clubs
Health and finance workshops
+1
Senior Director, ATE Test Development & Strategy
Senior Director, ATE Test Development & Strategy

NVIDIA Corporation (old) • Santa Clara (CA)

On-site
USD 320,000 - 483,000
Equity
Benefits package
Senior ATE Test Engineer
Senior ATE Test Engineer

Elevate Semiconductor • San Diego (CA)

On-site
USD 125,000 - 180,000