Senior Software Engineer: AI-Driven UPF Debug & Verification

Cadence

United States

On-site

USD 120,000 - 180,000

Full time

5 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cadence is hiring to advance low-power verification software for Palladium and Protium platforms. You will enhance UPF waveform generation across PPC/MC flows and boost UPF debugging with Verisium and AI-assisted tools.

The role involves collaboration with R&D, PE and AE teams to deploy UPF solutions in key flows and unify debugging across Palladium and Protium. A strong foundation in UPF, RTL, and C++ is required.

Qualifications

  • BS in CS/EE or related field with 4+ years; MS with 2+ years; PhD with 1+ year, or equivalent.
  • Knowledge of IEEE 1801 UPF and RTL languages (Verilog, SystemVerilog, VHDL).
  • Strong debugging and root-cause analysis from logs, waveforms, traces, tests.
  • Ability to read, review, and reason about C++ code and OO designs.
  • Scripting experience in Perl, Tcl/Tk, Python.
  • Familiarity with AI-assisted coding tools and evaluating AI output.

Responsibilities

  • Improve the performance and correctness of UPF waveform generation across PPC and MC flows, including Dielet UPF support.
  • Improve SAGE-based UPF debug with Verisium for better performance and usability.
  • Help develop AI-assisted, Verisium-integrated UPF debug tools that reduce time-to-root-cause for low-power design issues.
  • Work with R&D, PE and AE teams to deploy UPF solutions across key flows (AVIP, UVMA, MC, Dielets) with UPF in 2- and 4-state.
  • Help consolidate and unify UPF debug across Palladium and Protium.

Skills

UPF
Verilog
SystemVerilog
VHDL
C++
OO design
Python
Perl
Tcl/Tk
AI-assisted coding tools
Copilot
Claude
Cursor

Education

BS in CS/EE or related field
MS with 2+ years
PhD with 1+ year

Tools

Copilot
Claude
Cursor

Job description

Cadence is hiring to advance low-power verification software for Palladium and Protium platforms. You will enhance UPF waveform generation across PPC/MC flows and boost UPF debugging with Verisium and AI-assisted tools.

The role involves collaboration with R&D, PE and AE teams to deploy UPF solutions in key flows and unify debugging across Palladium and Protium. A strong foundation in UPF, RTL, and C++ is required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Software Engineer - Low Power Verification
Senior Software Engineer - Low Power Verification

Cadence • United States

On-site
USD 120,000 - 180,000
Senior Principal Design Engineer - Hardware Verification
Senior Principal Design Engineer - Hardware Verification

Semiconductor Engineering • San Jose (CA)

On-site
USD 120,000 - 180,000
Senior SoC UPF & AI/ML Methodology Engineer
Senior SoC UPF & AI/ML Methodology Engineer

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 260,000
SR PRINCIPAL DESIGN ENGINEER
SR PRINCIPAL DESIGN ENGINEER

Semiconductor Engineering • San Jose (CA)

On-site
USD 120,000 - 180,000
Emulation Verification Engineer: SoC Bring-up on Palladium
Emulation Verification Engineer: SoC Bring-up on Palladium

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
UPF Methodology Engineer: Power AI for Mobile SoCs
UPF Methodology Engineer: Power AI for Mobile SoCs

Apple Inc. • Cupertino (CA)

On-site
USD 147,000 - 273,000
Emulation Verification Engineer – SoC on Palladium
Emulation Verification Engineer – SoC on Palladium

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,700 - 324,800
Principal Design Engineer
Principal Design Engineer

Cadence • Austin (TX)

On-site
USD 120,000 - 150,000
Low-Power UPF Engineer – AI/ML for Mobile SOCs
Low-Power UPF Engineer – AI/ML for Mobile SOCs

Apple Inc. • Beaverton (OR)

On-site
USD 110,000 - 140,000
Low-Power UPF Engineer – AI/ML for Mobile SOCs
Low-Power UPF Engineer – AI/ML for Mobile SOCs

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000