Senior SoC Integration Engineer (RTL & IP)

Apple Inc.

Santa Clara (CA)

Hybrid

USD 185,000 - 325,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock programs
Discretionary bonuses
Relocation assistance
Comprehensive medical & dental

Job summary

Apple Inc. in Santa Clara, CA, is seeking a senior hardware engineer to join a team crafting next‑gen SoCs. You will integrate IP blocks, manage RTL codebases, and define top-level interconnects for complex hardware solutions.

The role emphasizes experience with SystemVerilog/Verilog, and SoC design flows, working with ASIC tool chains, linting, and timing constraints to achieve robust designs.

Qualifications

  • Bachelor's degree with 10+ years in hardware/SoC design.
  • Solid RTL development experience using SystemVerilog and Verilog.
  • Familiarity with bus protocols AXI, AHB, APB and interfaces PCIe/USB/DDR.
  • Knowledge of ASIC tool flows: lint, synthesis, CDC, DFT, STA.

Responsibilities

  • IP Integration: integrate third-party or internal IP blocks into a SoC.
  • RTL Integration: merge RTL codebases and ensure AMBA/AXI/AHB interface correctness.
  • Top-Level Assembly: create and maintain top-level SoC RTL and interconnects.
  • Linting and Synthesis: run lint and synthesis; resolve CDC/RDC issues.
  • Build and Test Infrastructure: develop automated build/regression for integration.

Skills

Digital logic design
RTL development
SystemVerilog
Verilog
SoC design flows
Synopsys
Cadence
AXI
AHB
APB
PCIe
USB
DDR
Debugging
Communication

Education

Bachelor's Degree +10+ years

Tools

Lint
Synthesis
CDC
DFT
STA

Job description

Santa Clara, California, United States Hardware

Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Sophisticated, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. Join us to help deliver the next excellent Apple product.Do you enjoy working on challenges that no one has solved yet? As a member of our complex group, you will get the outstanding and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every single day. Are you ready to join a team transforming hardware technology? We are searching for a dedicated engineer to join our exciting team of problem solvers.

Description

The ideal candidate will have experience in ASIC design with:• IP Integration: Integrate third-party or internal IP blocks (e.g., CPU, GPU, memory controllers, custom logic) into a SoC.• RTL Integration: Manage and merge RTL codebases, ensure connectivity and bus/interface protocols (e.g., AMBA, AXI, AHB) are correctly implemented.• Top-Level Assembly: Create and maintain top-level SoC RTL, wrappers, and interconnects.• Linting and Synthesis: Run and debug lint, CDC/RDC, and logic synthesis to ensure design quality.• Build and Test Infrastructure: Develop and maintain automated build and regression systems for integration.• Design Constraints: Define and validate synthesis and timing constraints (SDC files).• Timing Closure: Work closely with physical design and STA teams to achieve timing closure at top level.• Functional Verification Support: Provide integration-level support to design verification teams, including simulation bring-up and debug.• Documentation and Reviews: Create and maintain design documents and participate in design reviews.

Minimum Qualifications
  • Bachelor's Degree with +10 Years of Experience
Preferred Qualifications
  • Solid understanding of digital logic design and RTL development (SystemVerilog, Verilog).
  • Familiarity with SoC design flows and tools (e.g., Synopsys, Cadence).
  • Experience with bus protocols (AXI, AHB, APB) and interface standards (PCIe, USB, DDR).
  • Knowledge of ASIC tool flows: lint, synthesis, CDC, DFT, STA.
  • Good debugging and problem-solving skills.
  • Excellent communication and cross-functional collaboration.
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC IP & RTL Integration Engineer
SoC IP & RTL Integration Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and free services
+2
Senior ASIC Design Engineer: RTL, IP & SoC Integration
Senior ASIC Design Engineer: RTL, IP & SoC Integration

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Senior ASIC Design Engineer: SoC & NoC RTL Expert
Senior ASIC Design Engineer: SoC & NoC RTL Expert

Apple Inc. • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Senior IP Integration Engineer - Analog/Mixed-Signal
Senior IP Integration Engineer - Analog/Mixed-Signal

Apple Inc. • San Francisco (CA)

On-site
USD 176,000 - 312,000
SoC Design & Integration Engineer for Next-Gen Processor
SoC Design & Integration Engineer for Next-Gen Processor

Apple Inc. • Austin (TX)

On-site
USD 110,000 - 160,000
Senior Mixed-Signal RTL Design Engineer
Senior Mixed-Signal RTL Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
Stock options
Medical benefits
Tuition reimbursement
+2
RTL Design Engineer, SoC — Stock Options
RTL Design Engineer, SoC — Stock Options

Apple Inc. • Cupertino (CA)

Hybrid
USD 150,000 - 225,000
Stock options
Medical and dental coverage
Retirement benefits
+1
Integration Engineer
Integration Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and free services
+2
Senior Mixed-Signal RTL Design Engineer
Senior Mixed-Signal RTL Design Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 184,700 - 324,800
Employee stock programs
Discretionary bonuses or commissions
Relocation assistance
+1
Senior IP Logic Designer - RTL & SoC Integration (Hybrid)
Senior IP Logic Designer - RTL & SoC Integration (Hybrid)

Intel Corporation • Santa Clara (CA)

Hybrid
USD 164,000 - 232,000