RTL Design Engineer, SoC — Stock Options

Apple Inc.

Cupertino (CA)

Hybrid

USD 150,000 - 225,000

Full time

29 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock options
Medical and dental coverage
Retirement benefits
Employee stock purchase plan

Job summary

Apple Inc. in Cupertino, CA seeks an experienced RTL design engineer to shape the microarchitecture and deliver high-quality CPU-based SoC blocks. You will own RTL development, integrate IP, and collaborate with leads to meet timing, power, and performance goals.

You'll work with front-end synthesis/STA, perform validation on silicon bring-up, and participate in design reviews, leveraging SystemVerilog, AMBA/AHB, and industry-standard verification tools to ensure top-notch results.

Qualifications

  • Master’s degree in Electrical Engineering or related field with 2 years of experience.
  • 2 years of experience with SystemVerilog/Verilog RTL for CPU-based SoCs.
  • Experience with CDC tools/clock-domain techniques.
  • RTL Design with AMBA protocols such as AHB.
  • Experience with industry-standard simulation tools to verify SoC or IP block-level design.
  • Configuring and integrating digital/analog IPs into an SoC/sub-system.
  • Analyzing timing and resolving timing violations at digital-analog interfaces.
  • Using LINT tools to ensure RTL coding meets industry guidelines.
  • Validating and debugging system silicon functionality during chip bring-up.

Responsibilities

  • Define design microarchitecture with leads and architecture teams.
  • Develop RTL design of blocks following microarchitecture specifications.
  • Own all aspects of RTL development and IP integration.
  • Complete front-end synthesis/STA to ensure block timing.
  • Optimize power and performance for the block.
  • Collaborate with multi-disciplinary groups to ensure on-time delivery.

Skills

SystemVerilog/Verilog RTL
CDC tools/clock domains
AMBA AHB
RTL design
RTL verification
IP integration
Timing analysis
LINT tools
chip bring-up

Education

Master’s degree in Electrical Engineering

Tools

Simulation tools
CDC tools
LINT tools

Job description

Apple Inc. in Cupertino, CA seeks an experienced RTL design engineer to shape the microarchitecture and deliver high-quality CPU-based SoC blocks. You will own RTL development, integrate IP, and collaborate with leads to meet timing, power, and performance goals.

You'll work with front-end synthesis/STA, perform validation on silicon bring-up, and participate in design reviews, leveraging SystemVerilog, AMBA/AHB, and industry-standard verification tools to ensure top-notch results.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Design Engineer - DSP & Mixed-Signal
RTL Design Engineer - DSP & Mixed-Signal

Apple Inc. • Cupertino (CA)

On-site
USD 129,300 - 225,300
Medical & dental coverage
Retirement benefits
Stock programs
+2
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Melbourne (FL)

On-site
USD 110,000 - 170,000
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 203,000
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Cary (NC)

On-site
USD 110,000 - 170,000
Senior Mixed-Signal RTL Design Engineer
Senior Mixed-Signal RTL Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
Stock options
Medical benefits
Tuition reimbursement
+2
Senior ASIC Design Engineer: SoC & NoC RTL Expert
Senior ASIC Design Engineer: SoC & NoC RTL Expert

Apple Inc. • Santa Clara (CA)

On-site
USD 140,000 - 190,000
CPU Microarchitecture & RTL Design Engineer
CPU Microarchitecture & RTL Design Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 129,000 - 195,000
Medical coverage
Dental coverage
Retirement benefits
+3
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 129,300 - 225,300
Medical & dental coverage
Retirement benefits
Stock programs
+2
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 180,000
RTL Design Engineer — ASIC & PMIC Power
RTL Design Engineer — ASIC & PMIC Power

Apple Inc. • Cupertino (CA)

Hybrid
USD 150,000 - 225,000
Stock programs
Medical & dental
Relocation assistance
+1