Senior SIPI Engineer - Hybrid, Power & Signal Integrity

Arm

Chandler (AZ)

Hybrid

USD 198,100 - 268,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Arm is looking for an experienced Signal and Power Integrity engineer in Chandler, Arizona. You will build and analyze System‑in‑Package designs, delivering innovative methodologies and supervising builds.

The ideal candidate has over 5 years of related experience, especially with SIPI analysis tools, and will work within a dynamic, collaborative environment. The role offers a competitive salary and a hybrid working model.

Qualifications

  • More than 5 years of experience in System-level Signal Integrity.
  • Expertise with SIPI analysis environments.
  • Deep understanding of multi-port matrices.
  • Knowledge of electromagnetic extraction methodologies.
  • Ability to drive modifications in the build.

Responsibilities

  • Build and analyze novel System‑in‑Package designs.
  • Deliver robust build methodologies.
  • Develop innovative power delivery techniques.
  • Supervise package builds.
  • Take on a tech lead position.

Skills

Signal Integrity analysis
SIPI analysis environments (Ansys, Cadence)
Multi-port matrices (S, Y, Z parameters)
Electromagnetic extraction methodologies
Build modifications and technical direction

Tools

Linux environment
Scripting

Job description

Arm is looking for an experienced Signal and Power Integrity engineer in Chandler, Arizona. You will build and analyze System‑in‑Package designs, delivering innovative methodologies and supervising builds.

The ideal candidate has over 5 years of related experience, especially with SIPI analysis tools, and will work within a dynamic, collaborative environment. The role offers a competitive salary and a hybrid working model.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SIPI Engineer — Systems-in-Package Design Lead
Senior SIPI Engineer — Systems-in-Package Design Lead

Arm • Chandler (AZ)

On-site
USD 198,000 - 268,000
Senior SIPI Engineer — High-Speed PDN & SerDes
Senior SIPI Engineer — High-Speed PDN & SerDes

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior SI/PI Engineer for High-Speed Systems
Senior SI/PI Engineer for High-Speed Systems

AMD • Santa Clara (CA)

On-site
USD 140,000 - 180,000
Benefits at a glance
Principal SIPI Architect: Chiplet & 2.5D/3D Packaging
Principal SIPI Architect: Chiplet & 2.5D/3D Packaging

Astera Labs • San Jose (CA)

On-site
USD 203,000 - 240,000
Senior SIPI Design Engineer: High-Speed SerDes & PDN
Senior SIPI Design Engineer: High-Speed SerDes & PDN

Microchip • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP with 2-year look back
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems

Meta • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Senior ASIC Packaging SI/PI Engineer (Hybrid)
Senior ASIC Packaging SI/PI Engineer (Hybrid)

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 120,000 - 190,000
Staff Signal and Power Integrity Engineer
Staff Signal and Power Integrity Engineer

Arm • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Senior SI/PI Engineer for High-Speed Systems
Senior SI/PI Engineer for High-Speed Systems

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Staff Power Integrity Engineer
Staff Power Integrity Engineer

Arm • Chandler (AZ)

On-site
USD 198,000 - 268,000
Private medical insurance for employee and family
20-day sabbatical every four years
Supplementary pension