Senior SerDes Software Engineer – 224G PAM4 / PCIe

Eridu Corporation

Saratoga (CA)

On-site

USD 195,000 - 265,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Eridu Corporation is seeking a highly experienced SerDes software engineer to lead development, bring-up, validation, and optimization of next‑generation high‑speed interfaces. You will work on 224 Gb/s per-lane SerDes, PCIe, and UCIe interconnects in advanced silicon.

The role requires deep knowledge of SerDes architecture, PHY initialization, link training, equalization, and system-level SI behavior. Collaboration with analog/mixed-signal, ASIC, firmware, and validation teams is essential.

Qualifications

  • Bachelor’s or Master’s degree in Electrical/Computer Engineering, CS, or related field.
  • 10+ years in SerDes firmware, PHY software, silicon bring-up, or high-speed interface validation.
  • Strong understanding of PAM4/NRZ signaling, jitter, eye diagrams, and link margins.

Responsibilities

  • Develop embedded software/firmware for configuring and calibrating high-speed SerDes PHYs.
  • Lead bring-up and optimization of 224G PAM4 SerDes used in Ethernet switch and accelerator products.
  • Develop software for PCIe SerDes and UCIe interfaces, including initialization, training, and diagnostics.
  • Create tools and drivers, APIs, and test software for SerDes control and health monitoring.

Skills

C/C++ programming
Embedded systems
Python
SerDes firmware

Education

Bachelor's or Master's in Electrical/Computer Engineering or related

Tools

MDIO/I2C/SPI interfaces
PCIe Gen5/6/7 PHYs
UCIe die-to-die interfaces
Oscilloscope/BERT/VNA

Job description

Eridu Corporation is seeking a highly experienced SerDes software engineer to lead development, bring-up, validation, and optimization of next‑generation high‑speed interfaces. You will work on 224 Gb/s per-lane SerDes, PCIe, and UCIe interconnects in advanced silicon.

The role requires deep knowledge of SerDes architecture, PHY initialization, link training, equalization, and system-level SI behavior. Collaboration with analog/mixed-signal, ASIC, firmware, and validation teams is essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SerDes Software Engineer — 224G PAM4 & PCIe Bring‑Up
Senior SerDes Software Engineer — 224G PAM4 & PCIe Bring‑Up

Eridu AI • Saratoga (CA)

On-site
USD 195,000 - 265,000
Software Engineer – High-Speed SerDes
Software Engineer – High-Speed SerDes

Eridu Corporation • Saratoga (CA)

On-site
USD 195,000 - 265,000
Software Engineer – High-Speed SerDes
Software Engineer – High-Speed SerDes

Eridu AI • Saratoga (CA)

On-site
USD 195,000 - 265,000
Lead SerDes Validation Engineer (112G/224G PAM4)
Lead SerDes Validation Engineer (112G/224G PAM4)

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 180,000 - 260,000
Equity
Benefits
401(k)
Senior SerDes/DSP Systems Architect (PAM4)
Senior SerDes/DSP Systems Architect (PAM4)

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Lead, High-Speed SerDes Validation (112G/224G PAM4)
Lead, High-Speed SerDes Validation (112G/224G PAM4)

Delos Data • Palo Alto (CA)

Hybrid
USD 180,000 - 260,000
SerDes Application & Firmware Engineer (PCIe/Ethernet)
SerDes Application & Firmware Engineer (PCIe/Ethernet)

Advanced Micro Devices, Inc. • San Jose (CA)

Hybrid
USD 150,000 - 210,000
SerDes Validation Engineer
SerDes Validation Engineer

Delos Data • Palo Alto (CA)

Hybrid
USD 180,000 - 260,000
Senior SerDes IP Physical Design Lead
Senior SerDes IP Physical Design Lead

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 190,000 - 270,000
Senior SerDes Architect: High-Speed I/O & 224G Links
Senior SerDes Architect: High-Speed I/O & 224G Links

Intel Corporation • Santa Clara (CA)

On-site
USD 142,000 - 269,000
Stock bonuses
Health insurance
Retirement plan
+1