Senior RTL Design Engineer — Silicon ASICs

SpaceX

Redmond (WA)

On-site

USD 160,000 - 225,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
Paid vacation and holidays

Job summary

SpaceX is looking for a motivated Sr. RTL Design Engineer to develop cutting-edge ASICs for space and ground infrastructures. You'll work with cross-disciplinary teams to enable connectivity solutions, enhancing the Starlink network's capabilities.

This role requires a Bachelor’s degree in engineering and over 5 years of RTL implementation experience. The position comes with a competitive salary range of $160,000 - $225,000 annually and various benefits, including stock options and comprehensive medical coverage.

Qualifications

  • 5+ years of experience in RTL implementation.
  • Proven ability to evaluate architectural trade-offs.

Responsibilities

  • Evaluate architectural trade-offs based on features and performance requirements.
  • Define micro-architecture and implement RTL in Verilog/System Verilog.
  • Work closely with the verification team to ensure design coverage.

Skills

Solving complex problems
Power optimization
ASIC/SoC system integration
Embedded CPU subsystems
Standard bus protocols (e.g., AXI, AHB)
High speed and low power design techniques
Scripting (e.g., Python)
EDA tools (HDL simulators, HDL Lint tools)

Education

Bachelor’s degree in electrical engineering, computer engineering, or computer science

Job description

SpaceX is looking for a motivated Sr. RTL Design Engineer to develop cutting-edge ASICs for space and ground infrastructures. You'll work with cross-disciplinary teams to enable connectivity solutions, enhancing the Starlink network's capabilities.

This role requires a Bachelor’s degree in engineering and over 5 years of RTL implementation experience. The position comes with a competitive salary range of $160,000 - $225,000 annually and various benefits, including stock options and comprehensive medical coverage.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL/ASIC Design Engineer (Silicon)
Senior RTL/ASIC Design Engineer (Silicon)

Latent AI • Austin (TX)

On-site
USD 100,000 - 140,000
Senior RTL Design Engineer – Silicon ASIC for Space Systems
Senior RTL Design Engineer – Silicon ASIC for Space Systems

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior RTL Design Engineer for Space ASICs
Senior RTL Design Engineer for Space ASICs

SpaceX • Sunnyvale (CA)

On-site
USD 175,000 - 280,000
Stock options
Medical, vision and dental coverage
401(k) retirement plan
+3
Senior RTL Design Engineer for Space-Grade SoC
Senior RTL Design Engineer for Space-Grade SoC

SpaceX • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long-term incentives
Medical, vision, and dental coverage
+3
Senior RTL Design Engineer – Space ASICs for Global Connectivity
Senior RTL Design Engineer – Space ASICs for Global Connectivity

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 235,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
RTL Design Engineer - ASIC/FPGA for Space Systems
RTL Design Engineer - ASIC/FPGA for Space Systems

SpaceX • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid vacation and holidays
+1
Senior RTL Design Engineer – Silicon for Starlink
Senior RTL Design Engineer – Silicon for Starlink

SPACE EXPLORATION TECHNOLOGIES CORP • Redmond (WA)

On-site
USD 160,000 - 225,000
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+4
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

Latent AI • Austin (TX)

On-site
USD 100,000 - 140,000