Senior Reliability PDK and TFM engineer

Intel

Hillsboro (OR)

On-site

USD 140,000 - 190,000

Full time

7 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Amazing Benefits
Employee stock purchase program

Job summary

Intel in Hillsboro, Oregon is seeking a seasoned Reliability/PDK Engineer to define reliability rules, develop enablement flows, and drive collaboration with EDA vendors to ensure best-in-class PPA and quality. You will contribute to PDK, TFM, IP, and reliability validation across Intel technology nodes.

The role demands strong communication, cross-functional teamwork, and a track record in reliability design and tool development.

Qualifications

  • Minimum qualifications include a Bachelor’s degree in electrical engineering, physics or related field and 6+ years of relevant work experience or 4+ years with a Master’s or PhD plus experience.
  • 3+ years in PDK development, reliability tool/flow, design for reliability, or related areas using PDK/EDA tools.

Responsibilities

  • Define and generate reliability-related PDK design rules and collateral covering all reliability mechanisms and QA.
  • Drive industry EDA tool and flow enablement in synergy with PDK development and collaborate with vendors to deliver competitive TFM.
  • Benchmark technology reliability and deliver leading PDK, design rule collateral, and IP ecosystem for internal and external customers.

Skills

Communication skills
Team player

Education

Bachelor's degree in electrical engineering, physics or related field
Master's degree or PhD preferred

Tools

EDA tools
PDK/TFM tooling

Job description

Job Details

Job Description: Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Life at Intel

To support Intel Foundry strategy, we are looking for talents to join this exciting journey to drive design enablement in quality and reliability area on Intel leading technology nodes to build industry competitive design platform supporting customer design on Intel Si and package technologies. The general reliability design enablement includes PDK (Process Design Kits), TFM (tool/flow/methodology), Foundational IP (library, memory, analog IP) and DFR (Design for Reliability) to achieve best PPA (Power Performance Area) and reliability co-optimization.

This role will be responsible for but not limited to:
  • Definition and generation of reliability related PDK design rule and collateral covering all reliability mechanism, QA (quality assurance) and benchmarking analysis.
  • Drive industry EDA (Electronic Design Automation) tool and flow enablement in synergy with PDK development, work with internal partners and EDA vendors to deliver competitive TFM to support design reliability verification.
  • Competitive analysis and benchmarking technology reliability, plan and deliver industry leading PDK, design rule, design collateral, TFM and IP ecosystem to enable internal and external customer design on Intel technology.
The Candidate Should Exhibit the Following Behavioral Traits
  • Excellent written and verbal communication and presentation skills.
  • Passion for quality and attention for details and procedures, looking for opportunities to drive efficiency and innovations.
  • Demonstrated capability to drive quality enhancements projects.
  • Strong team player with proven ability to work in diverse multi-cultural environment. Must be flexible and adaptable to ensure program commitments are met on time in a dynamic work environment.
Qualifications

For information on Intel's immigration sponsorship guidelines, please see Intel U.S. Immigration Sponsorship Information

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

What we need to see (Minimum Qualifications)
  • Bachelor's degree in electrical engineering, physics or a related field and 6+ years of relevant work experience or 4+ years of relevant experience and a master's degree, or a PhD degree with 2+ years of relevant experience.
  • 3+ years' experience in one of the following areas: PDK development, reliability tool and flow, design for reliability, Circuit, IP and SOC design reliability validation using PDK, EDA tool and flow development.
Preferred Qualifications
  • Master's degree in electrical engineering, physics, or related field, or Ph.D. degree in electrical engineering, physics, or related fields.
  • Hands-on Experience on PDK development and validation; knowledge and understanding of PDK fundamentals; reliability design rules and their implementation in PDK and TFM. Capability to use AI or program skills to write code, agent or script for design rule, techfile generation and quality assurance.
  • Experience on PDK, EDA tool/flow development, design flow application and interaction with IP and SOC design validation and sign-off; design impact and risk assessment in related reliability area.
  • Experience and knowledge on reliability verification and physics, such as aging including BTI (Bias Temperature Instability) and HCI (Hot Carrier Injection), Electro-Migration, high voltage design, EOS (Electrical Over-Stress), ESD (Electrostatic Discharge).
  • Experiences and skills in program management, stakeholder management, and strong communication skills.

Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Amazing Benefits!

Here at Intel, we invest in our people. Beyond health, dental, and retirement benefits, Intel's benefits package includes 14 paid holidays per calendar year, three weeks of paid vacation, and four-week paid sabbatical every four years of employment. Intel also offers employees five bonuses per year dependent on overall company and personal performance, and an employee stock purchase program. Find more information about our Amazing Benefits here : https://jobs.intel.com/benefits

Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, Oregon, Hillsboro

Additional Locations

US, Arizona, Phoenix

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Reliability PDK & TFM Architect
Senior Reliability PDK & TFM Architect

Intel • Hillsboro (OR)

On-site
USD 140,000 - 190,000
Amazing Benefits
Employee stock purchase program
Senior Reliability Engineer – PDK, TFM
Senior Reliability Engineer – PDK, TFM

Jobtailor • Arizona

On-site
USD 120,000 - 180,000
Process Integration Development Engineer
Process Integration Development Engineer

Intel • Hillsboro (OR)

On-site
USD 156,000 - 220,000
Stock bonuses
Health benefits
Retirement plan
+1
Advanced Packaging Reliability Lab Engineer
Advanced Packaging Reliability Lab Engineer

Intel Corporation • Chandler (AZ)

On-site
USD 134,000 - 189,000
Stock bonuses
Health benefits
Retirement plan
Substrate Quality and Reliability Engineer
Substrate Quality and Reliability Engineer

Intel Corporation • Chandler (AZ)

On-site
USD 104,000 - 199,000
Quality Reliability Engineer
Quality Reliability Engineer

Intel • Phoenix (AZ)

On-site
USD 121,000 - 171,000
Stock bonuses
Health benefits
Retirement plan
+1
Substrate Quality and Reliability Engineer
Substrate Quality and Reliability Engineer

Intel • Phoenix (AZ)

Hybrid
USD 104,000 - 199,000
Back-End TD Reliability Lab Manager
Back-End TD Reliability Lab Manager

Intel • Phoenix (AZ)

On-site
USD 181,000 - 255,000
Stock bonuses
Health & retirement benefits
Vacation
Back-End TD Reliability Lab Manager
Back-End TD Reliability Lab Manager

Intel Corporation • Phoenix (AZ), Northern (KY)

On-site
USD 181,000 - 255,000
Advanced Packaging Reliability Lab Engineer
Advanced Packaging Reliability Lab Engineer

Intel • Phoenix (AZ)

On-site
USD 133,000 - 189,000
Stock bonuses
Health benefits
On-site role