Mixed-Signal, Sr Principal Design Engineer

Cadence

San Jose (CA)

On-site

USD 154,000 - 286,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence is seeking a highly skilled mixed-signal design engineer in California to contribute to physical IP development and verification. The role involves circuit design, verification, and post-silicon testing within a collaborative environment with digital teams.

The candidate should have strong fundamentals in mixed-signal design, using Cadence tools, MATLAB, and HDL-based modeling. Excellent communication and a track record in advanced process tech are preferred.

Qualifications

  • Ph.D. in EE with 5+ years or M.S. in EE with 7+ years of mixed-signal design experience.
  • Experience in advanced process technologies.
  • Excellent verbal and written communication skills.

Responsibilities

  • Contribute to all mixed-signal design, verification, and testing.
  • Develop circuit designs from high-level architecture specifications.
  • Create post-silicon test plans and execute them.
  • Collaborate with digital team to achieve functional and performance closure.

Skills

Mixed-signal design
Verification flows
Communication skills
Self-starter / independent work
Basic signal processing

Education

Ph.D. EE with 5+ years
MS EE with 7+ years

Tools

Cadence analog design environment
MATLAB
C
SystemVerilog / VerilogA
Perl / Python

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links.

The successful candidate will ideally be a highly-motivated self-starter who can work independently to complete assigned tasks and contribute to project leadership. The candidate will contribute to all mixed-signal design, verification, and testing aspects. This includes circuit design and development from a high-level architectural specification, post-silicon test plan development and execution, and collaboration with the digital team to achieve functional and performance closure.

Candidate Must Have a Thorough Understanding Of The Following
  • Mixed-signal circuit design fundamentals
  • Mixed-signal circuit design and verification flows
  • Cadence analog design environment
  • Basic signal processing concepts
Familiarity With The Following Items Is a Plus
  • Serial link design techniques
  • Data converter (ADCs and/or DACs) and/or clock synthesis and recovery (PLLs, DLLs, CDRs) techniques
  • MATLAB or C to facilitate architecture development
  • Hardware description languages such as SystemVerilog or VerilogA for functional model development
  • Scripting languages such as Perl or Python for automation
  • Silicon validation testing knowledge and experience
Other Requirements
  • Excellent verbal and written communication skills
  • Ph.D. EE degree with 5+ years or MS EE. degree with 7+ years of mixed signal design industry experience in advanced process technologies

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Analog I.C Engineer
Principal Analog I.C Engineer

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans
+2
Principal Mixed-Signal Design Engineer – High-Speed Links
Principal Mixed-Signal Design Engineer – High-Speed Links

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Principal Analog IC Design Engineer, High Speed SerDes
Principal Analog IC Design Engineer, High Speed SerDes

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Senior Principal Mixed-Signal Design Architect
Senior Principal Mixed-Signal Design Architect

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Analog-Mixed Signal Design Engineer
Analog-Mixed Signal Design Engineer

OMNIVISION • Santa Clara (CA)

On-site
USD 105,000 - 135,000
Senior Principal Mixed-Signal Design Engineer (SerDes IP)
Senior Principal Mixed-Signal Design Engineer (SerDes IP)

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1