Senior Pixel IP DMA Engineer – Low-Power SoCs

Anysilicon; Sunnyvale, Northern (CA, KY); Hybrid; USD 180,000 - 240,000; Full time

Job summary

Apple is seeking a Pixel IP DMA Design Engineer in Sunnyvale to design high-performance, low-power DMA engines for the Pixel IP Engine. You will collaborate with architecture, design and verification teams to deliver robust RTL implementations and optimize power and area.

The role emphasizes DMA engine development for ML/data storage and image processing, with strong focus on arbitration, address translation, caching, and on-chip interconnects.

Qualifications

• Bachelor's Degree in a relevant field with 10 years of experience in multimedia IP/SoC front-end ASIC RTL design.
• Experience in designing dedicated DMA engines, particularly for ML, data storage, memory controllers, networking and image processing.
• Strong understanding of arbitration, address translation, caching, on-chip interconnects, and performance analysis.

Responsibilities

• Design and develop high-performance, low-power DMA engines for data movement between memory systems and the Pixel IP Engine.
• Explore solutions to improve performance while minimizing power consumption and area.
• Detail specifications and create RTL designs for DMA engines.
• Collaborate with design verification and formal verification teams to ensure functionality and performance of designs.

Skills

DMA design

RTL design

AXI protocol

Synthesis

Power analysis

Team collaboration

Education

Bachelor's degree in EE/CS/related field

Tools

AMBA AXI

Linting

Job description

Apple is seeking a Pixel IP DMA Design Engineer in Sunnyvale to design high-performance, low-power DMA engines for the Pixel IP Engine. You will collaborate with architecture, design and verification teams to deliver robust RTL implementations and optimize power and area.

The role emphasizes DMA engine development for ML/data storage and image processing, with strong focus on arbitration, address translation, caching, and on-chip interconnects.