Senior Multi‑Die Packaging Engineer for AI Accelerators

Delos Data Inc

Palo Alto (CA)

On-site

USD 180,000 - 270,000

Full time

10 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Delos Data Inc. is seeking a Senior Packaging Engineer to architect and deliver advanced multi-die IC packages for AI accelerators. You will own package architecture, substrate design, manufacturability, and engage with vendors such as TSMC/OSAT to enable next-gen products.

You will collaborate with IC design and board teams to ensure system-level package requirements are met, evaluate new packaging technologies, and support bring-up, failure analysis, and qualification.

Qualifications

  • BS/MS in Electrical Engineering or related field.
  • Experience with multi-die package design and UCIe (AP/SP) integration.
  • Understanding of substrate materials, stack-ups, and mechanical constraints.
  • Familiarity with SI/PI concepts to collaborate with electrical teams.
  • Experience managing packaging subcontractors.
  • Experience interfacing with TSMC/OSAT for bumping and packaging options.
  • Knowledge of package modeling tools (HFSS, Sigrity) is a plus.

Responsibilities

  • Select and design optimal multi-die package types (MCM, 2.5D, 3D, fan‑out, CoWoS, InFO, CPC, CPO).
  • Define package specifications, bump map and ball map, interposer requirements, mechanical constraints.
  • Define substrate stack-ups, bump pitch, routing, vias for performance.

Skills

Multi-die packaging
TSMC/OSAT liaison
Substrate materials
SI/PI concepts
Packaging subcontractors
UCIe integration
Package modeling tools

Education

B.S./M.S. in Electrical Engineering

Tools

HFSS
Sigrity

Job description

Delos Data Inc. is seeking a Senior Packaging Engineer to architect and deliver advanced multi-die IC packages for AI accelerators. You will own package architecture, substrate design, manufacturability, and engage with vendors such as TSMC/OSAT to enable next-gen products.

You will collaborate with IC design and board teams to ensure system-level package requirements are met, evaluate new packaging technologies, and support bring-up, failure analysis, and qualification.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior 3D Packaging Architect for AI Accelerators
Senior 3D Packaging Architect for AI Accelerators

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 180,000 - 270,000
Senior IC Package Design Engineer - Lead AI-Scale Packaging
Senior IC Package Design Engineer - Lead AI-Scale Packaging

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 150,000 - 190,000
Health insurance
Paid time off
Retirement plan
Senior Package Architect: Silicon-to-System Co-Design
Senior Package Architect: Silicon-to-System Co-Design

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Senior 3D/2.5D Package Layout Engineer for AI Accelerator
Senior 3D/2.5D Package Layout Engineer for AI Accelerator

DensityAI • Mountain View (CA)

On-site
USD 200,000 - 275,000
Principal Package Engineer
Principal Package Engineer

Delos Data Inc • Palo Alto (CA)

On-site
USD 180,000 - 270,000
Lead Thermo-Mechanical Packaging Engineer, 2.5D AI
Lead Thermo-Mechanical Packaging Engineer, 2.5D AI

DensityAI • Mountain View (CA)

On-site
USD 200,000 - 275,000
Senior Director, Advanced IC Packaging
Senior Director, Advanced IC Packaging

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Industry-leading benefits
Global team
Executive visibility
SI/PI Packaging Engineer for AI & HPC Chips (2.5D/3D)
SI/PI Packaging Engineer for AI & HPC Chips (2.5D/3D)

Meta Careers • Sunnyvale (CA), Northern (KY)

Hybrid
USD 180,000 - 300,000
Senior AI Accelerator Module Design Engineer
Senior AI Accelerator Module Design Engineer

Meta Careers • Santa Clara (CA)

On-site
USD 173,000 - 245,000
Senior AI Accelerator Module Design Engineer (Equity)
Senior AI Accelerator Module Design Engineer (Equity)

Meta • Santa Clara (CA)

On-site
USD 173,000 - 245,000