Senior HAL & System Integration Engineer (FPGA/Embedded)

Teradyne

Tualatin (OR)

On-site

USD 162,000 - 259,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Health insurance
Retirement plan
Paid vacation
Tuition assistance
Disability insurance

Job summary

Teradyne in Oregon is seeking a Senior System Integration and HAL Software Engineer to join our Semiconductor Test Engineering team. You will own HAL software development and drive system integration for next‑generation test instruments, collaborating across hardware, software, and systems teams to deliver scalable, high‑performance solutions.

The role emphasizes architecture, robust interfaces, hands‑on verification, and mentoring junior engineers, with target candidates possessing 10+ years in

Qualifications

  • BS degree in Electrical Engineering, Computer Engineering, CS, or related field.
  • 10+ years of hands-on development and system integration experience.
  • Expertise in C/C++ for FPGA-based embedded systems and instruments.
  • Strong Linux and Windows environment experience; scripting in Python/TCL/Perl.
  • Experience in cross-functional engineering teams and hardware/software abstraction.

Responsibilities

  • Lead architecture and development of HAL software for automated test equipment.
  • Define robust software interfaces with Hardware, Software, and Systems teams.
  • Execute product integration, verification, and debug in labs.
  • Enable software reuse by abstracting low-level hardware details.
  • Mentor junior engineers and act as technical lead on HAL initiatives.
  • Define scalable HAL interfaces for multiple instruments and systems.
  • Perform hands‑on system integration, verification, and root‑cause analysis.
  • Collaborate with Logic Design and Verification teams on abstraction.
  • Drive technical decisions, uphold best practices, and support team.

Skills

C and C++
Embedded systems
Linux
Windows
Python
Verilog/SystemVerilog
VHDL
FPGA
System integration

Education

BS degree in Electrical Engineering
MS or PhD in related field

Tools

Microsoft Visual Studio
Git
ClearCase/Version Vault
JIRA

Job description

Teradyne in Oregon is seeking a Senior System Integration and HAL Software Engineer to join our Semiconductor Test Engineering team. You will own HAL software development and drive system integration for next‑generation test instruments, collaborating across hardware, software, and systems teams to deliver scalable, high‑performance solutions.

The role emphasizes architecture, robust interfaces, hands‑on verification, and mentoring junior engineers, with target candidates possessing 10+ years in

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior HAL & System Integration Engineer (FPGA/Embedded)
Senior HAL & System Integration Engineer (FPGA/Embedded)

Teradyne • Tualatin (OR)

On-site
USD 130,000 - 207,000
Sr. System Integration/HAL Engineer (Teradyne, North Reading)
Sr. System Integration/HAL Engineer (Teradyne, North Reading)

Teradyne • Tualatin (OR)

On-site
USD 161,700 - 258,800
Medical insurance
Dental insurance
Vision insurance
+4
Senior HAL & System Integration Engineer (Embedded)
Senior HAL & System Integration Engineer (Embedded)

Teradyne • Tualatin (OR)

On-site
USD 161,700 - 258,800
Medical insurance
Dental insurance
Vision insurance
+4
Software Engineer (Teradyne, Oregon)
Software Engineer (Teradyne, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 130,000 - 207,000
Sr. Software Engineer (Teradyne, Oregon)
Sr. Software Engineer (Teradyne, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 162,000 - 259,000
Health insurance
Retirement plan
Paid vacation
+2
Senior FPGA & Digital Design Engineer - Compute Test (OR)
Senior FPGA & Digital Design Engineer - Compute Test (OR)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Lead Digital Verification Engineer - FPGA & UVM
Lead Digital Verification Engineer - FPGA & UVM

Openbound • Tualatin (OR)

On-site
USD 155,000 - 248,000
Health benefits
Retirement plan
Paid vacation
Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Staff FPGA Engineer - High-Performance SoC Test
Staff FPGA Engineer - High-Performance SoC Test

Teradyne • Reading (MA)

Hybrid
USD 123,000 - 197,000
Health and dental benefits
Retirement savings plan
Paid vacation & holidays
+1
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

On-site
USD 111,300 - 178,200
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1