Senior HAL & System Integration Engineer (FPGA/Embedded)

Teradyne

Tualatin (OR)

On-site

USD 130,000 - 207,000

Full time

9 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Teradyne is seeking a Senior System Integration and HAL Software Engineer to join its Semiconductor Test Engineering team in Oregon. You will take ownership of developing Hardware Abstraction Layer software and lead system integration for next‑generation test instruments, collaborating across hardware, software, and systems teams to ensure scalable, high‑performance solutions.

You will mentor junior engineers, define HAL interfaces, and drive best practices while contributing to continuous

Qualifications

  • BS degree in Electrical/Computer Engineering or related field.
  • 5+ years of hands-on development and system integration experience.
  • Proficiency in C/C++ for FPGA-based embedded systems.
  • Experience with Linux and Windows system integration.
  • Familiarity with Verilog/SystemVerilog/VHDL/UVM and FPGA-based validation.

Responsibilities

  • Lead the architecture and development of HAL software for automated test equipment.
  • Define robust software interfaces with hardware, software, and systems teams.
  • Execute product integration, verification, and detailed debugging in lab environments.
  • Enable software reuse by abstracting low-level hardware details.
  • Mentor junior team members and act as technical lead on HAL initiatives.
  • Define scalable HAL interfaces for multiple instruments.
  • Perform hands-on system integration, verification testing, root-cause analysis, and debugging.
  • Collaborate with Logic Design and Verification on software/hardware abstraction.
  • Drive technical decisions and improve engineering processes.
  • Background in automated test equipment or semiconductor instrumentation.

Skills

C/C++
System integration
Python
Linux
Windows
Verilog
SystemVerilog
VHDL
UVM
FPGA debugging

Education

BS in Electrical/Computer Engineering or related field
MS or PhD (advanced degree)

Tools

Microsoft Visual Studio
Git
ClearCase/Version Vault
JIRA

Job description

Teradyne is seeking a Senior System Integration and HAL Software Engineer to join its Semiconductor Test Engineering team in Oregon. You will take ownership of developing Hardware Abstraction Layer software and lead system integration for next‑generation test instruments, collaborating across hardware, software, and systems teams to ensure scalable, high‑performance solutions.

You will mentor junior engineers, define HAL interfaces, and drive best practices while contributing to continuous

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior HAL & System Integration Engineer (FPGA/Embedded)
Senior HAL & System Integration Engineer (FPGA/Embedded)

Teradyne • Tualatin (OR)

On-site
USD 162,000 - 259,000
Health insurance
Retirement plan
Paid vacation
+2
Sr. System Integration/HAL Engineer (Teradyne, North Reading)
Sr. System Integration/HAL Engineer (Teradyne, North Reading)

Teradyne • Tualatin (OR)

On-site
USD 161,700 - 258,800
Medical insurance
Dental insurance
Vision insurance
+4
Senior HAL & System Integration Engineer (Embedded)
Senior HAL & System Integration Engineer (Embedded)

Teradyne • Tualatin (OR)

On-site
USD 161,700 - 258,800
Medical insurance
Dental insurance
Vision insurance
+4
Software Engineer (Teradyne, Oregon)
Software Engineer (Teradyne, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 130,000 - 207,000
Sr. Software Engineer (Teradyne, Oregon)
Sr. Software Engineer (Teradyne, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 162,000 - 259,000
Health insurance
Retirement plan
Paid vacation
+2
Senior FPGA & Digital Design Engineer - Compute Test (OR)
Senior FPGA & Digital Design Engineer - Compute Test (OR)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Staff FPGA Engineer - High-Performance SoC Test
Staff FPGA Engineer - High-Performance SoC Test

Teradyne • Reading (MA)

Hybrid
USD 123,000 - 197,000
Health and dental benefits
Retirement savings plan
Paid vacation & holidays
+1
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

On-site
USD 111,300 - 178,200
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Senior Systems QA Engineer — Integrated Test & Automation
Senior Systems QA Engineer — Integrated Test & Automation

Teradyne • North Reading (MA)

On-site
USD 162,000 - 259,000
Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2