A complete application in a minute
Tailored resume and cover letter, ready to send.
Synopsys Inc. is seeking an experienced formal verification engineer to deploy VC Formal at customer sites and optimize convergence. You will work hands-on with design and verification teams to map properties, tune testbenches, and deliver measurable improvements in tapeout readiness.
You will lead training, communicate requirements to R&D, and drive adoption of formal methodologies across complex semiconductor designs in a customer-facing role.
Synopsys Inc. is seeking an experienced formal verification engineer to deploy VC Formal at customer sites and optimize convergence. You will work hands-on with design and verification teams to map properties, tune testbenches, and deliver measurable improvements in tapeout readiness.
You will lead training, communicate requirements to R&D, and drive adoption of formal methodologies across complex semiconductor designs in a customer-facing role.