Senior Engineer I - Physical Design

Microchip Technology Inc.

Chandler (AZ)

On-site

USD 57,000 - 139,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health benefits starting on day one
Retirement savings plans
Quarterly bonus payments
Industry-leading ESPP program

Job summary

Microchip Technology Inc. is seeking a Physical Design Engineer in Chandler, Arizona. The successful candidate will support various physical design project activities, collaborate with diverse teams, and ensure optimal design implementation. A Bachelor’s Degree in Electrical or Electronics Engineering and over 5 years of relevant experience in physical design is required. The compensation package includes competitive base pay starting from $57,000 and going up to $139,000, along with health benefits and retirement plans.

Qualifications

  • 5+ years of relevant physical design experience.
  • Strong understanding of logic synthesis and timing concepts.
  • Basic design knowledge of RTL (VHDL/VERILOG) coding.

Responsibilities

  • Implement physical design aspects such as floor planning and routing.
  • Collaborate with multiple teams to achieve design goals.
  • Support timing closure and deliver Physical Verification-clean designs.

Skills

VLSI understanding
TCL scripting
Python scripting
Debugging skills
Communication skills

Education

Bachelor’s Degree in Electrical or Electronics Engineering

Job description

Job Description

Support Physical Design related project activities for the Microcontroller and Wireless Business Units. These products focus on 32‑bit mixed signal microcontrollers and microcontrollers with integrated wireless radios.

Job Activities
  • Implement all aspects of physical design such as floor planning, placement optimization, clock tree synthesis, routing, crosstalk avoidance, EMIR, and physical verification.
  • Work on place and route methodologies and low power methodologies.
  • Collaborate with multiple teams across a geographically diverse company to achieve desired design goals.
Detailed Job Functions Include
  • Timing closure support to maximize process node capability.
  • Clock tree setup/debug and synthesis for optimal QoR.
  • General physical implementation procedures.
  • Multi-voltage island-based floorplan design and support.
  • Flow development and automation implementation.
  • Delivering Physical Verification‑clean designs.
  • Die size estimation and Bond out approval.
  • Interfacing with external vendors and IP sources to resolve problems.
  • Working with members from international design/implementation teams.
Requirements / Qualifications

The successful candidate will have a Bachelor’s Degree in Electrical or Electronics Engineering and a strong engineering background.

  • 5+ years of relevant physical design experience.
  • Strong understanding of VLSI and related concepts.
  • Understanding of logic synthesis and timing concepts (setup, hold, uncertainty, etc).
  • Scripting skills in any programming language (TCL and Pyton preferred).
  • Basic design knowledge of RTL (VHDL/VERILOG) coding.
  • Able to work independently under local project lead/supervisor mentorship.
  • Excellent debugging and analytical skills.
  • Good verbal and written communication skills and strong interpersonal skills.
Travel Time

0% – 25%

Physical Attributes

Hearing, Seeing, Talking

Physical Requirements

80% sitting, 10% walking, 10% standing

Pay Range

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2‑year look‑back feature.

  • Range is dependent on numerous factors including job location, skills and experience.

The annual base salary range for this position, which could be performed in the US, is $57,000 - $139,000.*

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Engineer I - Physical Design
Senior Engineer I - Physical Design

Microchip Technology Inc • Chandler (AZ)

On-site
USD 57,000 - 139,000
Health benefits starting day one
Retirement savings plans
Quarterly bonus payments
+1
Senior Engineer I- Design
Senior Engineer I- Design

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 110,000 - 150,000
Technical Staff Engineer - Design Implementation
Technical Staff Engineer - Design Implementation

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 130,000 - 170,000
Technical Staff Engineer - Design
Technical Staff Engineer - Design

FHLB Des Moines • Chandler (AZ)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Technical Staff Engineer - Digital Design
Technical Staff Engineer - Digital Design

Microchip • San Jose (CA)

On-site
USD 70,304 - 143,000
Wellness & Medical Benefits effective on day one
401(k) Retirement Savings Plan
Tuition Reimbursement
+1
Senior Technical Staff Engineer - Validation (System Design)
Senior Technical Staff Engineer - Validation (System Design)

Microchip • California (MO)

On-site
USD 70,000 - 143,000
Medical benefits
401K
RSU
+1
Senior Engineer I - Product
Senior Engineer I - Product

Microchip Technology Inc • San Jose (CA)

On-site
USD 70,000 - 205,000
Health benefits starting on day one
Retirement savings plan
Stock-planning program
Senior Engineer II - Product
Senior Engineer II - Product

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 163,000
Health benefits that begin day one
Retirement savings plans
Quarterly bonus payments
+1
Senior Engineer II - Applications
Senior Engineer II - Applications

Microchip Technology Inc • Austin (TX)

On-site
USD 70,000 - 205,000
Health benefits starting day one
Retirement savings plans
Quarterly bonus payments
+1
Principal Engineer-Communication Systems
Principal Engineer-Communication Systems

Microchip Technology • Irvine (CA)

On-site
USD 75,000 - 232,000