Technical Staff Engineer - Design

FHLB Des Moines

Chandler (AZ)

On-site

USD 91,000 - 232,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive base pay
Restricted stock units
Quarterly bonus payments
Health benefits starting day one
Retirement savings plans
Employee Stock Purchase Plan with a 2-year look back feature

Job summary

A leading semiconductor company in Arizona is looking for a Design Engineer to develop high-performance, low-power SOC solutions. This role involves collaborating with cross-functional teams to ensure quality product delivery. Ideal candidates should have at least 12 years of experience in digital SOC design and proficiency in RTL design, low-power techniques, and SOC architecture. You will actively contribute to SOC projects and participate in design evaluations. Competitive compensation package is offered, including health benefits from day one.

Qualifications

  • 12+ years of experience in digital SOC design, focusing on low-power design.
  • Experience with ASIC design flow including power estimations and low-power techniques.
  • Strong understanding of SOC architecture and bus protocols.

Responsibilities

  • Contribute to SOC design from concept to tape-out.
  • Implement SOC designs according to specifications, performing timing analysis.
  • Collaborate with verification teams to ensure thorough design verification.

Skills

RTL design (Verilog/System Verilog)
Low-power design
Problem solving
Communication skills

Education

Bachelor's degree in computer engineering, electrical engineering, or related field
Master's degree in related field (preferred)

Tools

TCL
Perl
Python

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

The Wireless Solutions Group is seeking an experienced Design Engineerfor our next generation high-performance, low-power wireless SoC and attach solutions. In this role, you will be responsible for the design of System-on-Chip (SOC) solutions for wireless applications. You will collaborate closely with cross-functional teams, including verification, analog, validation, and software engineers, to deliver high-quality products. Successful candidate requires strong collaboration across sites and functions, excellent communication, and the ability to thrive in a fast-paced, dynamic environment.

Key Responsibilities:
  • Contribute to SOC design from concept to tape-out.
  • Implement SOC designs according to micro-architecture specifications and design documentation, performing RTL coding, synthesis, timing analysis, and executing the SOC design flow to ensure IC qualification meets required standards.
  • Collaborate with verification teams to ensure thorough design verification according to test plans.
  • Work with physical design teams to ensure successful integration and implementation.
  • Participate in design reviews to ensure compliance with design standards and project requirements.
  • Support the validation team in qualifying silicon ICs and debugging potential issues.
  • Contribute to the development and optimization of low-power design techniques and power estimation methodologies.
  • Interfacing with external vendors and IP sources to resolve problems.
  • Ability to work well in a team and excellent problem solving, verbal and written communication skills.
  • Working with members from international design and implementation teams.
Qualifications/Requirements:
  • Bachelor's degree in computer engineering, electrical engineering, or related field.
  • Minimum 12+ years of experience in digital SOC design, with a focus on low-power design.
  • Proficient in RTL design (Verilog/System Verilog), Low-power design, synthesis, timing constraint (SDC) and timing analysis.
  • Experience with ASIC design flow including LINT, Formal, CDC/RDC, power estimations, MBIST/DFT concepts, and low-power design techniques.
  • Strong understanding of SOC architecture (ARM/MIPS), bus protocols (AMBA, AXI, etc.), and peripheral IPs (USB, Ethernet, I2C, SPI, etc).
  • Experience with Bus Matrix design.
  • Experience with script Language such as TCL, Perl, and Python.
  • Excellent English reading, writing and verbal communication skills.
  • Strong analytical and problem-solving skills.
  • We are looking for candidates who are self-motivators, energetic, and team players.
Preferred Skills and Experience:
  • Master's degree in computer engineering, electrical engineering, or related field.
  • Knowledge of Bluetooth/BLE/Wi-Fi communication theory and standard specifications.
  • Knowledge of security features and principles of functional safety-compliant design.
  • Experience with verification methodologies (UVM/OVM).
  • Experience with validation methodologies, including debugging on FPGA and silicon IC boards.

Travel Time: 0% - 25%

Physical Attributes: Hearing, Seeing, Talking

Physical Requirements: 80% sitting, 10% walking, 10% standing

Pay Range: We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies

Microchip Technology Inc does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Engineer I - Physical Design
Senior Engineer I - Physical Design

Microchip Technology Inc • Chandler (AZ)

On-site
USD 57,000 - 139,000
Health benefits starting day one
Retirement savings plans
Quarterly bonus payments
+1
Principal Engineer-Communication Systems
Principal Engineer-Communication Systems

Microchip Technology Inc • San Diego (CA)

On-site
USD 75,000 - 232,000
Health benefits day one
ESP Payout program
Principal Engineer-Communication Systems
Principal Engineer-Communication Systems

Microchip Technology Inc • Irvine (CA)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plan
ESPP with 2-year look back
Senior Applications Engineer: USB & Networking Solutions
Senior Applications Engineer: USB & Networking Solutions

Microchip Technology Inc • Austin (TX)

On-site
Principal Engineer-Communication Systems
Principal Engineer-Communication Systems

Microchip Technology • Irvine (CA)

On-site
USD 75,000 - 232,000
Principal Engineer-Communication Systems
Principal Engineer-Communication Systems

Microchip Technology Inc. • San Diego (CA)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plans
Employee stock purchase plan (ESPP)
Principal Engineer-Communication Systems
Principal Engineer-Communication Systems

Microchip Technology Inc. • Irvine (CA)

On-site
USD 75,000 - 232,000
Health benefits from day one
RSUs (restricted stock units)
Quarterly bonus payments
+2
Technical Staff Engineer-Design (Digital Logic)
Technical Staff Engineer-Design (Digital Logic)

Microchip Technology Inc. • Colorado Springs (CO)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Technical Staff Engineer-Design (Digital Logic)
Technical Staff Engineer-Design (Digital Logic)

Microchip Technology Inc. • Hauppauge (NY)

On-site
USD 91,000 - 232,000
Health benefits starting day one
Retirement savings plans
Quarterly bonuses
Senior FPGA/SoC Applications Engineer
Senior FPGA/SoC Applications Engineer

Microchip Technology Inc. • Addison (TX)

On-site
USD 91,000 - 232,000
Restricted stock units
Quarterly bonus payments
Health benefits from day one
+1