Senior DFT Engineer - AI Photonics ASICs

Lightmatter

Mountain View (CA)

Hybrid

USD 164,000 - 185,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health care plan
Retirement Savings Matching Program
Life Insurance
Generous time off
Paid Family Leave
Disability coverage
Training & Development
Commuter Benefits
Hybrid workplace model
Equity grants

Job summary

Lightmatter is seeking a Design for Test Engineer to join our chip design and product operations teams. You will design, validate, and deploy DFT solutions for digital, analog, and photonic logic, collaborating across RTL, physical design, and QA to bring products to market.

You will work on ATPG, MBIST, and boundary scan, develop scalable automation, and support silicon bring-up in a fast-paced, innovative environment. A strong ASIC pre-silicon background is essential.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
  • At least 5 years of experience on DFT-related activities for advanced ASIC designs.
  • Experience with pre-silicon design activities.
  • Experience with scripting languages such as Python or TCL.
  • Solid understanding of DFT concepts such as Scan, ATPG, memory test, and JTAG.
  • Knowledge of Basic SoC Architecture and HDL languages like Verilog.
  • Experience working with commercial EDA DFT tools on MBIST, ATPG, and Boundary Scan.

Responsibilities

  • Create new chip, module, and system-level DFT solutions for our highly integrated photonics-based AI platform.
  • Develop and deploy DFT methodologies for our next generation products.
  • Provide architecture for integrated electronics/analog/digital test including ATPG and boundary scan.
  • Work with RTL designers to define front-end integration.
  • Work with physical-design engineers to provide backend integration.
  • Create automated flow that can scale with the team and company.
  • Support initial silicon bring-up through debug.
  • Validate DFT implementation and requirements.
  • Proactively solve problems while managing deliverables in a fast-paced, evolving environment.

Skills

Python/TCL scripting
DFT concepts: ATPG/Scan/JTAG
HDL: Verilog
EDA DFT tools: MBIST/Boundary Scan/ATG
ASIC pre-silicon design

Education

Bachelor's degree in Electrical/Computer Engineering or related field
Master's degree in Electrical/Computer Engineering with 3+ years ASIC tapeouts

Tools

MBIST tools
ATPG tools
Boundary Scan tools

Job description

Lightmatter is seeking a Design for Test Engineer to join our chip design and product operations teams. You will design, validate, and deploy DFT solutions for digital, analog, and photonic logic, collaborating across RTL, physical design, and QA to bring products to market.

You will work on ATPG, MBIST, and boundary scan, develop scalable automation, and support silicon bring-up in a fast-paced, innovative environment. A strong ASIC pre-silicon background is essential.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Engineer for Photonics AI Data Center
Senior DFT Engineer for Photonics AI Data Center

Socket.dev • Mountain View (CA)

Hybrid
USD 164,000 - 185,000
Comprehensive Health Care Plan (Med/DV
Retirement Savings Matching Program
Life Insurance (Basic, Voluntary & AD&
+7
Senior DFT Engineer - Scalable ASIC Test (Hybrid)
Senior DFT Engineer - Scalable ASIC Test (Hybrid)

Lightmatter • Boston (MA)

Hybrid
USD 154,000 - 218,000
Retirement matching
Life insurance
Vacation & holidays
+5
Sr. Design for Test (DFT) Engineer
Sr. Design for Test (DFT) Engineer

Socket.dev • Boston (MA)

Hybrid
USD 154,000 - 218,000
Hybrid work model
Equity grants
Health benefits
+1
Sr. Design for Test (DFT) Engineer
Sr. Design for Test (DFT) Engineer

Lightmatter • Boston (MA)

Hybrid
USD 154,000 - 218,000
Retirement matching
Life insurance
Vacation & holidays
+5
Sr. Design for Test (DFT) Engineer
Sr. Design for Test (DFT) Engineer

Socket.dev • Mountain View (CA)

Hybrid
USD 164,000 - 185,000
Comprehensive Health Care Plan (Med/DV
Retirement Savings Matching Program
Life Insurance (Basic, Voluntary & AD&
+7
Sr. Design for Test (DFT) Engineer
Sr. Design for Test (DFT) Engineer

Lightmatter • Mountain View (CA)

Hybrid
USD 164,000 - 185,000
Health care plan
Retirement Savings Matching Program
Life Insurance
+7
Lead ASIC DFT Architect - Testability & Post-Silicon Expert
Lead ASIC DFT Architect - Testability & Post-Silicon Expert

itD Tech • Carlsbad (CA), Allentown

Hybrid
USD 140,000 - 200,000
Senior ASIC DFT Engineer – Test & Silicon Innovation
Senior ASIC DFT Engineer – Test & Silicon Innovation

Jobtailor • California (MO)

On-site
USD 130,000 - 190,000
Senior DFT Engineer — ASIC/SoC Test & Debug Lead
Senior DFT Engineer — ASIC/SoC Test & Debug Lead

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision benefits
Housing subsidy of $2,000 per month
Relocation support
+2
Senior 3nm ASIC Physical Design Engineer
Senior 3nm ASIC Physical Design Engineer

Doist • Boston (MA)

Hybrid
USD 217,000 - 267,000
Comprehensive Health Care Plan (Medic​
Retirement Savings Matching
Equity grants
+1