Senior 3nm ASIC Physical Design Engineer

Doist

Boston (MA)

Hybrid

USD 217,000 - 267,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive Health Care Plan (Medic​
Retirement Savings Matching
Equity grants
Hybrid workplace model

Job summary

Lightmatter is seeking a highly skilled Senior Physical Design Engineer to lead the implementation of complex digital blocks for 3nm ASICs. You will drive timing closure, power integrity, and physical verification while collaborating with a team of world-class scientists and engineers.

In this role you will push innovative solutions in photonics-enabled data center infrastructure and help shape the future of computing with light.

Qualifications

  • Bachelor’s in Electrical Engineering or Computer Engineering is required.
  • 12+ years of industry experience as a Physical Design Engineer.
  • Must have completed blocks or top level physical design for large ASICs or mixed signal chips that taped out.
  • Thorough knowledge of timing closure, LVS/DRC closure.
  • Experience in TCL and Python (or other scripting languages).
  • Strong teamwork skills with the ability to collaborate with multiple functional teams.
  • Ability to react to change and thrive in a fast paced environment.

Responsibilities

  • Implement digital blocks in advanced tech nodes from synthesis through physical verification, using industry standard tools and flows.
  • Drive fullchip STA signoff, review constraints, debug timing reports and implement ECOs.
  • Drive power analysis and optimization while balancing area and performance trade-offs.
  • Drive full chip floor planning, IO placement and clock distribution.
  • Understand clock details and customize clock implementation for functional and test clocks.
  • Debug and clean up DRC/LVS Functional and timing ECO implementation.
  • Work with EDA companies to resolve tool issues.
  • Write TCL, Python, or Shell scripts to automate flow or customize existing flows.

Skills

Timing closure
Scripting (TCL/Python)
Team collaboration
Hardware knowledge

Education

Bachelor’s in Electrical Engineering or Computer Engineering
Master’s in Electrical/Computer Engineering (8+ years)

Tools

Cadence tools

Job description

Lightmatter is seeking a highly skilled Senior Physical Design Engineer to lead the implementation of complex digital blocks for 3nm ASICs. You will drive timing closure, power integrity, and physical verification while collaborating with a team of world-class scientists and engineers.

In this role you will push innovative solutions in photonics-enabled data center infrastructure and help shape the future of computing with light.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Staff Physical Design Engineer
Sr. Staff Physical Design Engineer

Lightmatter • Boston (MA)

On-site
USD 217,000 - 267,000
Comprehensive Health Care Plan (Medic​
Retirement Savings Matching
Equity grants
+1
Senior Physical Design Engineer - High-Speed ASICs (5nm/3nm)
Senior Physical Design Engineer - High-Speed ASICs (5nm/3nm)

Lumilens • San Jose (CA)

On-site
USD 180,000 - 240,000
Health insurance
Professional development
Cutting-edge technology access
+2
Senior Physical Design Engineer — Advanced-Node ASICs
Senior Physical Design Engineer — Advanced-Node ASICs

Doist • San Jose (CA)

On-site
USD 180,000 - 260,000
Senior DFT Engineer - AI Photonics ASICs
Senior DFT Engineer - AI Photonics ASICs

Lightmatter • Mountain View (CA)

Hybrid
USD 164,000 - 185,000
Health care plan
Retirement Savings Matching Program
Life Insurance
+7
Sr. Staff Physical Design Timing Engineer (STA)
Sr. Staff Physical Design Timing Engineer (STA)

Lightmatter • Mountain View (CA)

Hybrid
USD 220,000 - 270,000
Comprehensive Health Care Plan
Retirement Savings Matching Program
Flexible, hybrid workplace model
Senior Staff Physical Design Timing Engineer — Hybrid + Equity
Senior Staff Physical Design Timing Engineer — Hybrid + Equity

Lightmatter • Mountain View (CA)

Hybrid
USD 220,000 - 270,000
Comprehensive Health Care Plan
Retirement Savings Matching Program
Flexible, hybrid workplace model
Staff Electrical Design Engineer for Photonics AI Interconnects
Staff Electrical Design Engineer for Photonics AI Interconnects

Lightmatter • Mountain View (CA)

Hybrid
USD 186,000 - 250,000
Health plan
Retirement matching
Equity grants
+2
Sr. Design for Test (DFT) Engineer
Sr. Design for Test (DFT) Engineer

Lightmatter • Boston (MA)

Hybrid
USD 154,000 - 218,000
Retirement matching
Life insurance
Vacation & holidays
+5
Sr. Physical Design Engineer
Sr. Physical Design Engineer

Lumilens • San Jose (CA)

On-site
USD 180,000 - 240,000
Health insurance
Professional development
Cutting-edge technology access
+2
Sr. Design for Test (DFT) Engineer
Sr. Design for Test (DFT) Engineer

Socket.dev • Boston (MA)

Hybrid
USD 154,000 - 218,000
Hybrid work model
Equity grants
Health benefits
+1