Senior Design Verification Engineer

Platform Recruitment

San Jose (CA)

On-site

USD 100,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A photonics start-up in California is seeking a verification engineer to enhance their verification infrastructure. The successful candidate will implement testing frameworks, debug issues, and collaborate with design teams. Essential qualifications include deep knowledge of verification methodologies, especially in SystemVerilog and UVM, along with experience in high-speed protocols like PCIe and SERDES. This is an exciting opportunity to work within a leading-edge company making significant advancements in energy efficiency.

Qualifications

  • Deep expertise in verification methodologies, specifically SystemVerilog and UVM.
  • Experience with high-speed protocols like PCIe and SERDES is a plus.

Responsibilities

  • Implement verification infrastructure and test cases with the design team.
  • Debug failures and create track issues to resolution.
  • Develop and maintain automated regression test infrastructure.

Skills

Industry-standard verification methodologies
SystemVerilog
UVM
Collaboration with design teams

Tools

Automation tools
Debugging tools

Job description

We've partnered with a cutting‑edge photonics start‑up in San Diego, looking to improve the energy efficiency of data centre clusters. They've received industry‑wide recognition, have assembled a world‑class engineering team and just closed a record funding round.

They're hiring a verification engineer to help build their verification infrastructure.

Responsibilities
  • Implement verification infrastructure and test cases in collaboration with the design team
  • Debug failures, create and track issues to resolution.
  • Develop and maintain automated regression test infrastructure.
Requirements
  • Deep expertise in industry‑standard verification methodologies, including proficiency with SystemVerilog and UVM.
  • Experience with high‑speed protocols (PCIe, SERDES) is desirable.
  • Demonstrated ability to collaborate effectively with design teams to meet objectives.

If you'd like more information, apply below!

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Verification Engineer — SystemVerilog/UVM
Senior Verification Engineer — SystemVerilog/UVM

Platform Recruitment • San Jose (CA)

On-site
USD 100,000 - 130,000
Design Verification Engineer
Design Verification Engineer

Sintegra Inc. • Sunnyvale (CA)

On-site
USD 119,000 - 258,000
Design Verification Engineers
Design Verification Engineers

Tachyum • Las Vegas (NV)

On-site
USD 100,000 - 140,000
Competitive salary
Benefits package
Professional development
+3
Verification Team-Leader Engineering · Full-time
Verification Team-Leader Engineering · Full-time

Retym Israel Ltd • Austin (TX)

On-site
USD 120,000 - 150,000
Verification Engineer
Verification Engineer

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 160,000 - 220,000
Design Verification Engineer
Design Verification Engineer

BayOne Solutions • Carlsbad (CA)

On-site
USD 120,000 - 180,000
IP Design Verification Engineer
IP Design Verification Engineer

Jobtailor • Arizona

On-site
USD 110,000 - 170,000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 150,000
Verification Technical-Lead Engineer Engineering · Full-time
Verification Technical-Lead Engineer Engineering · Full-time

Retym Israel Ltd • Austin (TX)

On-site
USD 130,000 - 160,000
Verification Engineer
Verification Engineer

Pic-Time Ltd. • Denver (CO)

Hybrid
USD 130,000 - 200,000
Medical
Dental
Vision
+3