Senior Design Engineer - DDR Memory & ASIC Architect

FLC Technology Group

North Carolina

On-site

USD 80,000 - 100,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading technology firm in North Carolina is looking for a design engineer to focus on DDR SDRAM memory controllers and high-performance ASICs. The successful candidate will have a Master's in Electrical Engineering and at least two years of relevant experience. Responsibilities include logic design, timing analysis, and supporting design verification efforts. This is a great opportunity for those passionate about embedded systems and ASIC development.

Qualifications

  • Master’s degree in Electrical Engineering and two years of experience in embedded processors.
  • Logic design and verification of high performance ASIC.
  • Experience in micro-architecture definition and debugging.

Responsibilities

  • Design DDR SDRAM memory controllers and ASICs for embedded processors.
  • Conduct RTL logic design using Verilog/SystemVerilog.
  • Perform timing analysis and resolve timing violations.

Skills

Logic design
Logic synthesis
Verification and timing analysis
RTL design (Verilog/SystemVerilog)
Micro-architecture definition
Debugging techniques

Education

Master’s degree in Electrical Engineering

Tools

Synopsys VCS
Verdi
Synopsys Design Compiler
Cadence Incisive
Synopsys PrimeTime

Job description

A leading technology firm in North Carolina is looking for a design engineer to focus on DDR SDRAM memory controllers and high-performance ASICs. The successful candidate will have a Master's in Electrical Engineering and at least two years of relevant experience. Responsibilities include logic design, timing analysis, and supporting design verification efforts. This is a great opportunity for those passionate about embedded systems and ASIC development.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Design Engineer
Senior Design Engineer

FLC Technology Group • North Carolina

On-site
USD 80,000 - 100,000
Senior ASIC Design Engineer — Memory Subsystem RTL
Senior ASIC Design Engineer — Memory Subsystem RTL

NVIDIA Corporation • United States

Hybrid
USD 120,000 - 150,000
ASIC Design Engineer - Memory Systems & DRAM
ASIC Design Engineer - Memory Systems & DRAM

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
DDR Memory Controller Design Engineer - Frontend & CPU Interface
DDR Memory Controller Design Engineer - Frontend & CPU Interface

Qualcomm • San Diego (CA)

On-site
USD 115,000 - 174,000
Competitive annual discretionary bonus
Annual RSU grants
Highly competitive benefits package
Mid-Senior ASIC RTL Verification Engineer (DDR/Memory IP)
Mid-Senior ASIC RTL Verification Engineer (DDR/Memory IP)

Infobahn Softworld Inc • Santa Clara (CA)

Hybrid
USD 120,000 - 150,000
Memory Systems Engineer for Next-Gen DDR/GDDR Labs
Memory Systems Engineer for Next-Gen DDR/GDDR Labs

Advanced Micro Devices • Austin (TX)

On-site
USD 100,000 - 130,000
Competitive salary
Health benefits
Collaborative work environment
Remote DDR Design Verification Lead (10+ yrs)
Remote DDR Design Verification Lead (10+ yrs)

RAPS Consulting Inc • Edison (NJ)

Remote
USD 100,000 - 130,000
Senior FPGA DDR & IO Subsystem Architect
Senior FPGA DDR & IO Subsystem Architect

Altera • San Jose (CA)

On-site
USD 200,000 - 286,000
Senior ASIC Designer, High-Speed Memory Subsystems (HBM/LPDDR)
Senior ASIC Designer, High-Speed Memory Subsystems (HBM/LPDDR)

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Annual RSU grants
Extensive benefits package
Sr. ASIC Design Engineer
Sr. ASIC Design Engineer

ScaleFlux • Milpitas (CA)

On-site
USD 120,000 - 160,000