Senior CPU Subsystems Design Manager - Cache & RTL

Google

Austin (TX)

On-site

USD 240,000 - 333,000

Full time

7 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Google is seeking a senior CPU design leader in Austin to drive end-to-end CPU subsystem development, from specification to production, coordinating with architecture, software, verification, power, DFT and physical design teams.

You will lead a front-end design team, shaping micro-architecture, evaluating design options for performance, power and area, and delivering RTL that meets schedule, with opportunities to grow the team and influence hardware innovations.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 15 years of experience in CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including micro-architecture definition and PPA processing.
  • Experience leading and managing teams for modern processor subsystems with high speed, lower power design.
  • Experience with front-end quality checks (e.g., Lint, CDC/RDC).

Responsibilities

  • Lead and manage a team of design engineers working on CPU functional units, emphasizing on micro-architecture and RTL design for the next generation CPU subsystem.
  • Review/propose performance enhancing micro-architecture features, and work with Software, Architect and Performance teams for trade-off studies. Communicate the pros and cons of micro-architecture enhancements.
  • Deliver with plans on achieving project milestones and goals, towards a design that meets production quality on schedule.
  • Work with the Verification team to ensure production of quality designs, and the physical design and power teams to meet frequency, power, and area goals.
  • Focus on load-store-unit and cache subsystem design and optimizations with other parts of CPU to deliver best Performance, Power, Area (PPA).

Skills

Team leadership
Front-end QA
CPU design experience

Education

Bachelor's degree in EE/CS

Tools

ARM ISA
Mobile CPU subsystem
Mobile SoC architecture

Job description

Google is seeking a senior CPU design leader in Austin to drive end-to-end CPU subsystem development, from specification to production, coordinating with architecture, software, verification, power, DFT and physical design teams.

You will lead a front-end design team, shaping micro-architecture, evaluating design options for performance, power and area, and delivering RTL that meets schedule, with opportunities to grow the team and influence hardware innovations.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Head of CPU Cache Subsystem Design
Head of CPU Cache Subsystem Design

Google • Portland (OR)

On-site
USD 240,000 - 333,000
Senior CPU Cache Subsystem Design Lead
Senior CPU Cache Subsystem Design Lead

Google • Mountain View (CA)

On-site
USD 240,000 - 333,000
Equity
Bonus target
Benefits
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Portland (OR)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Equity
Bonus target
Benefits
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Mountain View (CA)

On-site
USD 240,000 - 333,000
Equity
Bonus target
Benefits
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Austin (TX)

On-site
USD 240,000 - 333,000
Senior CPU RTL Design Lead (Hybrid)
Senior CPU RTL Design Lead (Hybrid)

Intel • Austin (TX)

Hybrid
USD 142,000 - 269,000
Senior CPU Front-End Architect & AI-Driven RTL Lead
Senior CPU Front-End Architect & AI-Driven RTL Lead

Intel • Phoenix (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior CPU Microarchitecture and RTL Design Engineer
Senior CPU Microarchitecture and RTL Design Engineer

Qualcomm • Austin (TX)

On-site
USD 212,000 - 318,000
Senior CPU Architecture & Performance Leader
Senior CPU Architecture & Performance Leader

Google • Portland (OR)

On-site
USD 192,000 - 278,000
null