Senior CPU RTL & Microarchitecture Engineer

Apple, Inc.

Cupertino (CA)

On-site

USD 150,000 - 225,000

Full time

11 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Discretionary bonuses or commissions
Relocation assistance
Stock programs

Job summary

APPLE INC in Cupertino, California, is seeking a highly skilled CPU micro-architect and RTL engineer to drive architecture, timing, and power efficiency across high-performance cores. You will refine RTL, collaborate with verification and physical design teams, and push innovations that balance speed with energy use.

The role requires a Master’s in Computer Engineering, deep CPU and VLSI knowledge, and proficiency in C++, Python, and Perl.

Qualifications

  • Master's degree in Computer Engineering or related field.
  • Experience with RTL design using Verilog to meet power, performance, and area targets.
  • Strong knowledge of advanced computer architecture for CPUs.
  • Knowledge of VLSI to optimize frequency, power, and area.
  • Experience with out-of-order superscalar processor techniques.
  • Understanding of branch prediction techniques to improve CPU performance.
  • Familiarity with cache hierarchies and CPU performance optimization.
  • Proficiency in C++, Python, and Perl for performance/power modeling.
  • Ability to evaluate power-performance curves and power trade-offs.

Responsibilities

  • Perform micro-architecture development and specification from exploration to detailed specs.
  • Develop RTL design refinements targeting power, performance, and area goals.
  • Collaborate with performance verification to ensure RTL meets targets.
  • Work with cross-functional teams to implement and verify physical design and timing closure.
  • Investigate power-hungry blocks and apply micro-architectural changes with minimal performance impact.
  • Support design verification, test benches, and formal methods.

Skills

Verilog RTL
Computer architecture
VLSI
Out-of-order CPU
Branch prediction
Cache hierarchies
Programming: C++, Python, Perl
Power-performance trade-offs

Education

Master's degree in Computer Engineering

Job description

APPLE INC in Cupertino, California, is seeking a highly skilled CPU micro-architect and RTL engineer to drive architecture, timing, and power efficiency across high-performance cores. You will refine RTL, collaborate with verification and physical design teams, and push innovations that balance speed with energy use.

The role requires a Master’s in Computer Engineering, deep CPU and VLSI knowledge, and proficiency in C++, Python, and Perl.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU Microarchitecture & RTL Design Engineer
CPU Microarchitecture & RTL Design Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 129,000 - 195,000
Medical coverage
Dental coverage
Retirement benefits
+3
Power-Efficient CPU Microarchitecture Engineer
Power-Efficient CPU Microarchitecture Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
CPU Hardware Engineer – RTL, Power & Performance
CPU Hardware Engineer – RTL, Power & Performance

Apple, Inc. • Cupertino (CA)

On-site
USD 180,000 - 225,000
Medical and dental coverage
Retirement benefits
Discounted products
+4
CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
Low-Power CPU Microarchitecture & RTL Engineer
Low-Power CPU Microarchitecture & RTL Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Medical & dental coverage
Retirement benefits
Employee stock purchase plan
+2
CPU Microarchitecture & RTL Engineer – Multi-Core Performance
CPU Microarchitecture & RTL Engineer – Multi-Core Performance

Apple Inc. • United States

On-site
USD 129,300 - 194,700
Medical & dental coverage
Retirement benefits
Employee stock purchase plan
+2
CPU Microarchitect/RTL Engineer - Front-End & OoO Core
CPU Microarchitect/RTL Engineer - Front-End & OoO Core

Apple Inc. • Santa Clara (CA)

On-site
USD 150,400 - 277,600
Medical & dental
Stock programs
Tuition reimbursement
+1