CPU Microarchitect/RTL Engineer - Front-End & OoO Core

Apple Inc.

Santa Clara (CA)

On-site

USD 150,400 - 277,600

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical & dental
Stock programs
Tuition reimbursement
Relocation support

Job summary

Apple Inc. in Santa Clara, CA, seeks an experienced CPU Microarchitect/RTL Engineer to drive front-end and out-of-order subsystem architecture and RTL development for high‑performance cores.

You will own architecture specifications, RTL refinement, verification, and performance exploration in collaboration with multiple engineering teams. Base pay range is $150,400 to $277,600, with eligibility for stock programs, comprehensive benefits, education reimbursement and relocation support.

Qualifications

  • BS or higher in Computer Engineering, Electrical Engineering, or related field.
  • Experience with microprocessor architecture and RTL design.
  • Proficiency with Verilog or VHDL and waveform debugging.

Responsibilities

  • Micro-architecture development and specification from early exploration to detailed specs.
  • RTL ownership: development, assessment and refinement to meet power, performance, and timing goals.
  • Verification support: test benches, formal methods, simulation/emulation for functional verification.
  • Performance exploration and correlation with RTL design ensuring performance targets.
  • Design delivery: collaborate with multi-functional teams for timing, area, reliability, and power.

Skills

Microprocessor architecture
Verilog/VHDL
C/C++ programming
Python scripting
Timing & power analysis

Education

Bachelor's degree in a relevant field

Tools

Verilog
VHDL

Job description

Apple Inc. in Santa Clara, CA, seeks an experienced CPU Microarchitect/RTL Engineer to drive front-end and out-of-order subsystem architecture and RTL development for high‑performance cores.

You will own architecture specifications, RTL refinement, verification, and performance exploration in collaboration with multiple engineering teams. Base pay range is $150,400 to $277,600, with eligibility for stock programs, comprehensive benefits, education reimbursement and relocation support.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Microarchitecture & RTL Design Engineer
CPU Microarchitecture & RTL Design Engineer

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 129,000 - 195,000
Medical coverage
Dental coverage
Retirement benefits
+3
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Santa Clara (CA)

On-site
USD 150,000 - 278,000
Medical & dental
Stock programs
Tuition reimbursement
+1
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Medical & dental coverage
Retirement benefits
Employee stock purchase plan
+2
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple • Beaverton (OR)

On-site
USD 150,000 - 190,000
Senior CPU Microarchitecture & RTL Engineer
Senior CPU Microarchitecture & RTL Engineer

Apple • Beaverton (OR)

On-site
USD 150,000 - 190,000
CPU Cache Microarchitect/RTL Engineer
CPU Cache Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 129,000 - 195,000
Medical coverage
Dental coverage
Retirement benefits
+3
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
CPU Implementation Engineer for High-Performance Silicon
CPU Implementation Engineer for High-Performance Silicon

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Medical and dental coverage
Retirement benefits
Employee stock plan
+1