CPU Microarchitect/RTL Engineer

Apple Inc.

Austin (TX)

On-site

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. is seeking engineers for CPU architecture and microarchitecture development focused on RTL design for low-power mobile devices. The role involves architecting and developing RTL for next-generation CPUs, with emphasis on timing, power, and area constraints.

Responsibilities include microarchitecture specification, RTL feature ownership, validation, performance exploration, and collaboration with cross-functional teams to deliver design reliable for production.

Qualifications

  • Experience with RTL design using Verilog or VHDL.
  • Knowledge of timing, power and area tradeoffs in CPU microarchitecture.
  • Experience with scripting languages such as Perl or Python.

Responsibilities

  • Microarchitecture development and specification - from early high-level architectural exploration through micro architectural research and arriving at a detailed specification
  • RTL feature ownership – development, assessment and refinement of new RTL features to target power, performance, area and timing goals
  • Validation - support test bench development and simulation for functional and performance verification
  • Performance exploration and correlation - explore high performance strategies and validate that the RTL design meets targeted performance
  • Design delivery - work with multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power

Skills

Verilog
VHDL

Tools

Verdi

Job description

Apple’s Silicon Engineering Group (SEG) is hiring dedicated engineers for CPU architecture and microarchitecture development targeted for low power mobile devices. Apple’s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac. We are looking for an engineer to architect and develop RTL for next generation CPUs.

Description
  • Microarchitecture development and specification - from early high-level architectural exploration through micro architectural research and arriving at a detailed specification
  • RTL feature ownership – development, assessment and refinement of new RTL features to target power, performance, area and timing goals
  • Validation - support test bench development and simulation for functional and performance verification
  • Performance exploration and correlation - explore high performance strategies and validate that the RTL design meets targeted performance
  • Design delivery - work with multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power
Minimum Qualifications
  • Experience with either Verilog or VHDL
Preferred Qualifications
  • Experience with microprocessor architecture
  • Experience with simulators and waveform debugging tools such as Verdi
  • Knowledge of logic design principles
  • Understanding of timing, power and area tradeoffs in CPU microarchitecture
  • Understanding of low power and high performance microarchitecture techniques
  • Experience using an interpretive language such as Perl or Python

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Waltham (MA)

On-site
USD 180,000 - 280,000
CPU MicroArchitect / RTL Engineer - Site Lead
CPU MicroArchitect / RTL Engineer - Site Lead

Apple Inc. • Beaverton (OR)

On-site
USD 180,000 - 280,000
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Medical & dental coverage
Retirement benefits
Employee stock purchase plan
+2
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Waltham (MA)

On-site
USD 150,000 - 190,000
CPU ML Microarchitect/RTL Engineer
CPU ML Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Apple stock programs
+1
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Santa Clara (CA)

On-site
USD 150,000 - 278,000
Medical & dental
Stock programs
Tuition reimbursement
+1
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Santa Clara (CA)

On-site
USD 150,000 - 278,000
Relocation assistance
Stock programs
Medical and dental coverage
+1