Senior CPU Core Physical Design Engineer

Jobtailor

California (MO)

On-site

USD 150,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Jobtailor is seeking a senior hardware design engineer to drive physical design for customized CPUs. You will translate RTL to GDS, manage synthesis, place & route, and timing analysis while ensuring signoff and formal verification.

The role emphasizes power, frequency, and area optimization and close collaboration with EDA vendors. Ideal candidates bring 4–6+ years of VLSI experience, strong timing analysis, and low-power design skills, with familiarity in x86 architectures and scripting in

Qualifications

  • Bachelor's degree in a STEM field required; advanced degree preferred.
  • 6+ years of experience or a Master's with 4+ years of experience.
  • 4+ years in VLSI circuit design and synthesis.
  • 4+ years in static timing analysis.
  • 4+ years in low power design.
  • 2+ years in x86 CPU architecture preferred.
  • Proficiency in Tcl/Perl/Python programming preferred.

Responsibilities

  • Perform physical design implementation of custom CPU designs from RTL to GDS.
  • Conduct all aspects of physical design flow including synthesis, place and route, timing analysis.
  • Conduct verification and signoff including formal equivalence verification.
  • Optimize CPU design to improve power, frequency, and area.
  • Collaborate with EDA vendors to enhance tool capabilities.

Skills

VLSI circuit design
Synthesis
Place & Route
Static timing analysis
Low power design
x86 CPU architecture
Scripting (Python/Tcl/Perl)

Education

Bachelor's degree in Electrical/Electronic Engineering or Computer Engineering
Master's degree in a related STEM field (preferred)

Tools

Synthesis tools
Place & Route tools
Static Timing Analysis tools

Job description

Responsibilities
  • Perform physical design implementation of custom CPU designs from RTL to GDS
  • Conduct all aspects of physical design flow including synthesis, place and route, timing analysis
  • Conduct verification and signoff including formal equivalence verification
  • Optimize CPU design to improve power, frequency, and area
  • Collaborate with EDA vendors to enhance tool capabilities
Requirements
  • Bachelor's degree in computer engineering, Computer Science, Electrical/Electronic Engineering, or related STEM field
  • 6+ years of experience OR Master's degree with 4+ years of experience
  • 4+ years in VLSI circuit design and synthesis
  • 4+ years in static timing analysis
  • 4+ years in low power design
  • 2+ years' experience in x86 CPU architecture preferred
  • Tcl/Perl/Python programming preferred
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior CPU Core Physical Design Engineer - High-Performance
Senior CPU Core Physical Design Engineer - High-Performance

Jobtailor • California (MO)

On-site
USD 150,000 - 190,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 106,000 - 200,000
Stock bonuses
Health benefits
Vacation
Physical Design Engineer
Physical Design Engineer

Jobtailor • California (MO)

On-site
USD 110,000 - 190,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 105,650 - 200,340
Health benefits
Retirement benefits
Vacation benefits
+1
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 125,000 - 175,000
ASIC Physical Design Lead
ASIC Physical Design Lead

Jobtailor • California (MO)

On-site
USD 140,000 - 210,000
Engineer, Staff|6314 Engineer, Staff|6314
Engineer, Staff|6314 Engineer, Staff|6314

ALTEN • San Diego (CA)

On-site
USD 120,000 - 160,000
Senior CPU Physical Design Engineer: Power & Performance
Senior CPU Physical Design Engineer: Power & Performance

Intel • Austin (TX)

On-site
USD 164,000 - 270,000
Stock bonuses
Health insurance
Retirement plan
+1
Physical Design Engineer
Physical Design Engineer

iFlow Inc. • Sunnyvale (CA)

On-site
USD 100,000 - 150,000
Senior CPU Physical Design Engineer: PPA & Floorplan Expert
Senior CPU Physical Design Engineer: PPA & Floorplan Expert

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 200,000