Senior ASIC Verification Architect: UVM & GLS Mastery

Amiseq Inc.

United States

On-site

USD 120,000 - 180,000

Full time

31 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Amiseq Inc. seeks an experienced ASIC/SoC verification engineer to lead end-to-end verification efforts. The candidate will build and maintain UVM environments from scratch, develop robust testbenches, and drive coverage closure across complex designs in a fast-paced setting.

The role emphasizes strong SystemVerilog/UVM skills, GLS experience, and ability to collaborate with design and customer teams to ensure high-quality verification results.

Qualifications

  • 6-10+ years of ASIC/SoC verification experience.
  • Proven experience building complete UVM verification environments from scratch.
  • UVM and GLS experience.
  • Functional coverage, assertions, and regression experience.
  • Experience with industry-standard simulators: VCS, Xcelium, Questa.

Responsibilities

  • Own verification of complex ASIC/SoC design blocks from planning through sign-off.
  • Develop UVM verification environments from scratch including testbench, agents, drivers, monitors, and coverage models.
  • Drive functional verification with directed and constrained-random methods and achieve coverage closure.
  • Execute and debug Gate-Level Simulations (GLS) including timing and reset issues.
  • Perform deep waveform analysis, root-cause debugging, regression triage, and sign-off activities.
  • Collaborate with design, architecture, and customer teams to ensure verification quality.

Skills

UVM
SystemVerilog
GLS
Functional Coverage
Debugging

Tools

Synopsys VCS
Cadence Xcelium
Siemens Questa

Job description

Amiseq Inc. seeks an experienced ASIC/SoC verification engineer to lead end-to-end verification efforts. The candidate will build and maintain UVM environments from scratch, develop robust testbenches, and drive coverage closure across complex designs in a fast-paced setting.

The role emphasizes strong SystemVerilog/UVM skills, GLS experience, and ability to collaborate with design and customer teams to ensure high-quality verification results.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC/SoC Verification Engineer - UVM & GLS Expert
Senior ASIC/SoC Verification Engineer - UVM & GLS Expert

Amiseq Inc. • United States

On-site
USD 140,000 - 180,000
ASIC Verification Engineer (UVM & GLS Focus)
ASIC Verification Engineer (UVM & GLS Focus)

Amiseq Inc. • United States

On-site
USD 120,000 - 180,000
Senior ASIC/SoC Verification Engineer – UVM & Gate-Level Simulation
Senior ASIC/SoC Verification Engineer – UVM & Gate-Level Simulation

Amiseq Inc. • United States

On-site
USD 140,000 - 180,000
ASIC/SoC Design Verification Engineer
ASIC/SoC Design Verification Engineer

INA Solution • United States

Remote
USD 120,000 - 160,000
Senior ASIC Verification Engineer: SV/UVM Specialist
Senior ASIC Verification Engineer: SV/UVM Specialist

WarmStart Ltd • Austin (TX), Northern (KY)

Hybrid
USD 110,000 - 170,000
Remote ASIC/SoC Verification Engineer (UVM, SV)
Remote ASIC/SoC Verification Engineer (UVM, SV)

INA Solution • United States

Remote
USD 120,000 - 160,000
Lead UVM Design Verification Engineer
Lead UVM Design Verification Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 140,000 - 190,000
Staff ASIC Verification Architect (SoC/IP) – UVM Expert
Staff ASIC Verification Architect (SoC/IP) – UVM Expert

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Senior ASIC/SoC Verification Engineer (SystemVerilog & UVM)
Senior ASIC/SoC Verification Engineer (SystemVerilog & UVM)

Technical-Link N. America • San Diego (CA)

On-site
USD 120,000 - 180,000
ASIC Engineer, Fullchip Design Verification
ASIC Engineer, Fullchip Design Verification

WarmStart Ltd • Austin (TX), Northern (KY)

On-site
USD 110,000 - 170,000