Senior ASIC/DDR PHY Firmware Engineer

Synopsys

Mountain View (CA)

Hybrid

USD 138,000 - 208,000

Full time

9 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Health benefits
Employee stock options

Job summary

Synopsys is seeking an engineer to design and maintain PHYINIT software for DDR PHY IP, across multiple generations. You will write embedded firmware for training sequences and calibration, and collaborate to enable new DDR features.

You will debug bring-up on customer silicon, analyze logs, and streamline configuration generation through automation. The role requires a strong firmware background, C programming, and scripting in Python/Perl, with emphasis on debugging and RTL understanding.

Qualifications

  • Bachelor's degree in EE/CE or equivalent.
  • 5+ years in ASIC design, verification, or firmware with bring-up work.
  • Strong C programming and firmware development for hardware systems.
  • Proficiency in Python or Perl for automation and build flows.

Responsibilities

  • Design, develop, and maintain PHYINIT software for DDR PHY IP across generations.
  • Write runtime firmware for embedded controllers within the PHY.
  • Collaborate with digital design/verification to enable new DDR features.
  • Debug bring-up issues on customer silicon and test chips with logs and waveforms.
  • Build and improve automation flows to generate configuration code and validate settings.
  • Own the software/firmware release process for PHYINIT across revisions.

Skills

C programming
Python scripting
Perl scripting
Debugging skills
Data structures and algorithms
Firmware development

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent

Tools

Python automation
Perl build scripts
RTL understanding

Job description

Synopsys is seeking an engineer to design and maintain PHYINIT software for DDR PHY IP, across multiple generations. You will write embedded firmware for training sequences and calibration, and collaborate to enable new DDR features.

You will debug bring-up on customer silicon, analyze logs, and streamline configuration generation through automation. The role requires a strong firmware background, C programming, and scripting in Python/Perl, with emphasis on debugging and RTL understanding.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DDR PHY Software & Firmware Engineer
Senior DDR PHY Software & Firmware Engineer

Synopsys, Inc. • United States

On-site
USD 130,000 - 170,000
ASIC Design Engineer, Sr. Staff-18490
ASIC Design Engineer, Sr. Staff-18490

Synopsys, Inc. • United States

On-site
USD 130,000 - 170,000
ASIC Design Engineer, Sr. Staff-18490
ASIC Design Engineer, Sr. Staff-18490

Synopsys • Mountain View (CA)

Hybrid
USD 138,000 - 208,000
Health benefits
Employee stock options
Senior DDR/LPDDR Verification Architect
Senior DDR/LPDDR Verification Architect

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 260,000
Firmware Engineer II
Firmware Engineer II

Cadence • Austin (TX)

On-site
USD 110,000 - 150,000
Firmware Engineer II — DDR5 & Bare-Metal Systems
Firmware Engineer II — DDR5 & Bare-Metal Systems

Cadence • Austin (TX)

On-site
USD 110,000 - 150,000
DDR PHY Design Engineer — RTL, Timing & Silicon Bring-Up
DDR PHY Design Engineer — RTL, Timing & Silicon Bring-Up

Apple Inc. • Austin (TX)

On-site
USD 130,000 - 190,000
Senior ASIC RTL Design Engineer - LPDDR PHY & Power
Senior ASIC RTL Design Engineer - LPDDR PHY & Power

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
High-Speed PHY Firmware Engineer — C/C++/Python, Equity
High-Speed PHY Firmware Engineer — C/C++/Python, Equity

Cadence Design Systems • San Jose (CA)

On-site
USD 101,500 - 188,500
Lead ASIC Digital Design Engineer for LPDDR PHY
Lead ASIC Digital Design Engineer for LPDDR PHY

Synopsys Inc • Sunnyvale (CA)

On-site
USD 170,000 - 210,000