Senior AI Deployment Engineer for Chip Design

Cadence

Oregon (WI)

Hybrid

USD 130,000 - 160,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Cadence is seeking a Principal AI Forward Deployment Engineer in Oregon to lead the deployment of AI solutions in semiconductor design. In this role, you'll work closely with customers to operationalize AI tools across design workflows, turning theoretical applications into tangible productivity results.

The ideal candidate has over 10 years of semiconductor experience, exceptional communication skills, and an understanding of EDA processes. Relocation to Portland, OR may be necessary.

Qualifications

  • 10+ years of hands-on semiconductor or chip design experience.
  • Excellent communication skills with technical staff and leadership.
  • Deep fluency with industry EDA flows and pain points.

Responsibilities

  • Lead end-to-end deployment of Cadence AI solutions.
  • Architect and tune workflows using LLMs.
  • Be the trusted technical advisor to customers.

Skills

Hands-on semiconductor / chip design experience
Customer-facing communication
LLMs / AI tools application
Understanding of EDA flows

Education

BS/MS/PhD in EE, ECE, CS, or related discipline

Tools

Cadence AI tools
EDA tools

Job description

Cadence is seeking a Principal AI Forward Deployment Engineer in Oregon to lead the deployment of AI solutions in semiconductor design. In this role, you'll work closely with customers to operationalize AI tools across design workflows, turning theoretical applications into tangible productivity results.

The ideal candidate has over 10 years of semiconductor experience, exceptional communication skills, and an understanding of EDA processes. Relocation to Portland, OR may be necessary.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior AI Deployment Engineer for Chip Design
Senior AI Deployment Engineer for Chip Design

Cadence Design Systems • Oregon

Hybrid
USD 170,000 - 230,000
Senior AI Deployment Architect for Chip Design
Senior AI Deployment Architect for Chip Design

Cadence • Cary (NC)

On-site
USD 180,000 - 280,000
Field Applications Engineer - AI Chip Design Deployments
Field Applications Engineer - AI Chip Design Deployments

AIDAChip Inc • San Francisco (CA), Northern (KY)

Hybrid
USD 120,000 - 180,000
Senior AI Engineer for Silicon Design & EDA Automation
Senior AI Engineer for Silicon Design & EDA Automation

Cognichip • Redwood City (CA)

On-site
USD 150,000 - 200,000
Forward Deployed Engineer
Forward Deployed Engineer

Stealth Startup • San Francisco (CA)

On-site
USD 150,000 - 190,000
Principal AI Forward Deployment Engineer
Principal AI Forward Deployment Engineer

Cadence • Oregon

On-site
USD 130,000 - 160,000
Senior EDA Algorithm Engineer — AI-Driven Chip Design
Senior EDA Algorithm Engineer — AI-Driven Chip Design

Ricursive Intelligence • Palo Alto (CA)

On-site
Confidential
Principal AI Forward Deployment Engineer
Principal AI Forward Deployment Engineer

Cadence • Cary (NC)

On-site
USD 180,000 - 280,000
Sr. Staff AI Engineer, Silicon Design
Sr. Staff AI Engineer, Silicon Design

Cognichip • Redwood City (CA)

On-site
USD 150,000 - 200,000
Applied AI Engineer for Chip Design & EDA
Applied AI Engineer for Chip Design & EDA

Etched • San Jose (CA)

On-site
USD 117,000 - 143,000
Full medical, dental, and vision coverage
Housing subsidy of $2,000/month
Daily lunch and dinner in the office
+2