Senior EDA Algorithm Engineer — AI-Driven Chip Design

Ricursive Intelligence

Palo Alto (CA)

On-site

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job description

Location

Palo Alto

Employment Type

Full time

Location Type

On-site

Department

Engineering

Ricursive Intelligence is a frontier AI Lab focused on building self‑improving systems, starting with chip design. We are reinventing chip development and closing the loop between AI and the hardware that fuels it, recursively accelerating the path to artificial superintelligence.

We are hiring best‑in‑class engineers and researchers to build next‑generation EDA algorithms across synthesis, placement & routing, PPA optimization, timing/power analysis, and signoff loops (EM/IR, DRC/LVS, etc.). You’ll work on deeply technical, high‑impact problems alongside an exceptional team that cares about both algorithmic rigor and production‑grade engineering. As a startup, everyone is hands‑on — you will design algorithms, run large‑scale experiments on real designs, and ship tooling that delivers unprecedented QoR at scale.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

EDA Algorithm Engineer
EDA Algorithm Engineer

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 150,000 - 190,000
Sr. Staff AI Engineer, Silicon Design
Sr. Staff AI Engineer, Silicon Design

Cognichip • Redwood City (CA)

On-site
USD 150,000 - 200,000
Chip Design Engineer
Chip Design Engineer

TenX Semi • San Francisco (CA)

Hybrid
USD 140,000 - 210,000
Senior Software Developer – Algorithms and AI for Chip Design Automation
Senior Software Developer – Algorithms and AI for Chip Design Automation

Siemens AG • Santa Clara (CA)

On-site
USD 184,000 - 295,000
Siemens Benefits
Senior AI Engineer for Silicon Design & EDA Automation
Senior AI Engineer for Silicon Design & EDA Automation

Cognichip • Redwood City (CA)

On-site
USD 150,000 - 200,000
Applied AI Engineer for Chip Design & EDA
Applied AI Engineer for Chip Design & EDA

Etched • San Jose (CA)

On-site
USD 130,000
Full medical, dental, and vision coverage
Housing subsidy of $2,000/month
Daily lunch and dinner in the office
+2
Applied AI Engineer for Silicon & EDA Workflows
Applied AI Engineer for Silicon & EDA Workflows

The Consensus • San Jose (CA)

On-site
USD 180,000 - 240,000
Full medical, dental, and vision
Housing subsidy $2,000/month
Daily lunch and dinner in office
+2
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Cognichip • Redwood City (CA)

On-site
USD 160,000 - 210,000
Competitive compensation
Equity and benefits
Flexible work environment
Senior Design and Verification Engineer – AI for EDA Solutions
Senior Design and Verification Engineer – AI for EDA Solutions

ScOp Venture Capital • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Competitive salary
Equity
Benefits
+1
RTL & Design Verification Engineer for AI Chips
RTL & Design Verification Engineer for AI Chips

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 100,000 - 150,000