Senior AI Deployment Architect for Chip Design

Cadence Design Systems, Inc.

Oregon

Hybrid

USD 180,000 - 260,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence Design Systems, Inc. in Portland, OR seeks a Principal AI Forward Deployment Engineer to embed with strategic semiconductor customers and operationalize Cadence's AI tooling across end-to-end silicon design flows.

This senior, customer-facing role translates front-end, physical design, and methodology workstreams into measurable productivity gains powered by flagship LLMs and Cadence AI tooling. You will be the trusted technical lead, turning AI for chip design from a promise into a

Qualifications

  • BS/MS/PhD in EE, ECE, CS, or related discipline.
  • 10+ years of hands-on semiconductor / chip design experience in front-end design, physical design, CAD/methodology flow, or leadership on production tape-outs.
  • Deep fluency with industry EDA flows; personally shipped silicon.
  • Proven ability to apply LLMs/AI tools to engineering work (agent-based debug, code/RTL generation, automation, copilots, RAG).
  • Excellent customer-facing communication with staff RTL engineers, PD methodology leads, and CAD/design-enablement leaders.
  • Bias to action, ownership, and ability to be the single point of contact for customer AI deployment.
  • Based in or willing to relocate to Portland, OR; on-site as required.

Responsibilities

  • Lead end-to-end deployment of Cadence AI/LLM-powered solutions into customer silicon design flows.
  • Architect and tune agentic workflows, prompt strategies, and tool-calling patterns on flagship LLMs to automate EDA tasks.
  • Map customer methodology onto Cadence AI building blocks and define ROI-focused insertion points.
  • Define and report KPIs; drive pilot-to-production rollout across business units.
  • Serve as trusted technical advisor; run design reviews and collect actionable feedback for R&D and AI platform teams.
  • Guide secure enterprise LLM access, on-prem vs gateway deployment, and data governance as needed.

Skills

AI deployment leadership
Customer-facing communication
End-to-end silicon design
RAG pipelines / agent workflows

Education

BS/MS/PhD in EE, ECE, CS

Job description

Cadence Design Systems, Inc. in Portland, OR seeks a Principal AI Forward Deployment Engineer to embed with strategic semiconductor customers and operationalize Cadence's AI tooling across end-to-end silicon design flows.

This senior, customer-facing role translates front-end, physical design, and methodology workstreams into measurable productivity gains powered by flagship LLMs and Cadence AI tooling. You will be the trusted technical lead, turning AI for chip design from a promise into a

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior AI Deployment Architect for Chip Design
Senior AI Deployment Architect for Chip Design

Cadence • Cary (NC)

On-site
USD 180,000 - 280,000
Senior AI Deployment Engineer for Chip Design
Senior AI Deployment Engineer for Chip Design

Cadence • Oregon (WI)

Hybrid
USD 130,000 - 160,000
Principal AI Forward Deployment Engineer
Principal AI Forward Deployment Engineer

Cadence • Oregon

Hybrid
USD 130,000 - 160,000
Principal AI Forward Deployment Engineer
Principal AI Forward Deployment Engineer

Cadence • Cary (NC)

On-site
USD 180,000 - 280,000
Field Applications Engineer - AI Chip Design Deployments
Field Applications Engineer - AI Chip Design Deployments

AIDAChip Inc • San Francisco (CA)

Hybrid
USD 120,000 - 180,000
Senior AI Solution Architect - Customer-Facing Chip Design
Senior AI Solution Architect - Customer-Facing Chip Design

Octopyd • Redwood City (CA)

On-site
USD 220,000 - 260,000
Senior AI Engineer: Chip Design & EDA Automation
Senior AI Engineer: Chip Design & EDA Automation

Cognichip, Inc. • Redwood City (CA)

On-site
USD 180,000 - 280,000
Senior Applications Engineer — AI-Driven IC Design
Senior Applications Engineer — AI-Driven IC Design

Cadence • San Jose (CA)

On-site
USD 158,000 - 293,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision options
+1
Field Applications Engineer for AI Chip Design
Field Applications Engineer for AI Chip Design

AIDAChip Inc • Austin (TX)

Hybrid
USD 120,000 - 180,000
Senior AI Solution Architect — AI for Chip Design
Senior AI Solution Architect — AI for Chip Design

Cognichip, Inc. • Redwood City (CA)

On-site
USD 180,000 - 280,000