Semiconductor Package Design Engineer

Micross Logo

Town of Florida (NY)

On-site

USD 140,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, HSA, and FSA plans
Dental and vision insurance
401k with employer match
Generous tuition assistance

Job summary

A leading semiconductor solutions company in New York is seeking a packaging design engineer. The role requires 8-10 years of experience in semiconductor packaging design, strong expertise in Cadence APD+, and collaboration with design teams. A competitive benefits package, including health insurance and tuition assistance, is offered. This position demands excellent problem-solving skills and the ability to work effectively in a cross-functional team environment.

Qualifications

  • 8 to 10 years of experience in semiconductor packaging design, modeling, and simulations.
  • Strong authority on Cadence Allegro Package Designer Plus (APD+).
  • Experience with design teams on floor plan, bump, and layout optimization.
  • Experience on interposer and substrate layouts and design in advanced package technologies.
  • Experience with 2.5D, 3D package design.
  • Experience with design teams on floor plan, bump and layout optimization.
  • Excellent problem solving, written and verbal communication, organization skills, and highly self-motivated.
  • Record of success in cross-functional team environment.
  • Good experience with SI/PI tools for package level extraction/simulation.

Responsibilities

  • Design advanced semiconductor packages including layout and optimization.
  • Collaborate with IC design teams to define package requirements.
  • Conduct PI/SI analysis and documentation.
  • Optimize die floorplan and bump patterns.
  • Define IC package requirements with design teams.
  • Document and release designs in archival systems.

Skills

Cadence Allegro Package Designer Plus (APD+)
Signal Integrity (SI) analysis
Power Integrity (PI) analysis
RF/Microwave Design
Problem solving
Team collaboration
Problem solving
Written communication
Verbal communication

Education

Bachelor's degree in Electrical Engineering

Tools

Sigrity Advanced SI II
AWR
HFSS
AWR
Momentum
HFSS

Job description

Responsibilities
  • The primarily responsible for design of advanced semiconductor packages, including both ceramic and organic substrates, including layout, parasitic extraction, and optimization
  • Work with IC design, system design, package Signal Integrity (SI)/Power Integrity (PI) & thermal engineering teams to design custom interposer and substrates
  • Work with SoC design teams to optimize die floorplan, bump patterns and interposer / substrate stack up
  • Work with IC design team to define IC package requirements
  • Design package layout using standard CAD tools
  • Extract package parasitics and conduct PI/SI analysis
  • Documentation and release in appropriate archival system
Preferred Knowledge, Skills, And Abilities

Layout:

  • Allegro Package Designer Plus (APD+) tools for designing the package and generating artwork for fabrication.

Analysis:

  • Sigrity Advanced SI II: Analysis tools for Signal integrity of parallel busses (DDRx) and serial links (PCIe Gen x), including Package and PCB effects
  • Sigrity Advanced PI II: Power Integrity tools (IR drop, Impedance Profile, capacitor optimization) including Package and PCB effects

RF / Microwave Design

  • AWR, Momentum and HFSS Software Circuit, system, and EM simulation for RF/microwave product development
Qualifications
  • Bachelors degree in Electrical Engineering, Mechanical Engineering, or other semiconductor packaging related discipline.
  • 8 to 10 years of experience in semiconductor packaging design, modeling, and simulations
  • Strong authority on Cadence Allegro Package Designer Plus (APD+)
  • Experience on interposer and substrate layouts and design in advanced package technologies
  • Experience with 2.5D, 3D package design
  • Experience with design teams on floor plan, bump and layout optimization
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated
  • Record of success in cross-functional team environment
  • Good experience with SI/PI tools for package level extraction/simulation
Company Values

At Micross, our Core Values of integrity, communication, teamwork, quality and execution, self-discipline and accountability are cultivated throughout all levels of the organization. Micross provides a challenging and enjoyable workplace for members and supports the needs of the community.

Benefits

Micross provides competitive benefits including medical, HSA and FSA plans, dental, vision, company paid basic Life Insurance, Employee Assistance Program (EAP), 401k with employer match, paid leave, vacation, holidays, generous tuition assistance, 529 College Savings, Pet insurance, Legal insurance, and a range of well-being programs available.

Equal Opportunity Employer This employer is required to notify all applicants of their rights pursuant to federal employment laws. For further information, please review the Know Your Rights notice from the Department of Labor.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Package Design Engineer
Package Design Engineer

Elite Connector • Orlando (FL)

On-site
USD 90,000 - 130,000
Relocation assistance
MTS Design Engineer, Bonding and Packaging
MTS Design Engineer, Bonding and Packaging

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 190,000
Medical, dental, and vision plans
Robust paid time-off program
Paid holidays
+2
MTS Design Engineer, Bonding and Packaging
MTS Design Engineer, Bonding and Packaging

Micron Technology, Inc • Boise (ID)

On-site
USD 150,000 - 230,000
Medical, dental and vision plans
Paid time off
Paid holidays
MTS Design Engineer, Bonding and Packaging
MTS Design Engineer, Bonding and Packaging

Micron Technology • Boise (ID)

On-site
USD 150,000 - 210,000
Staff Engineer, Semi Packaging Engineering
Staff Engineer, Semi Packaging Engineering

Analog Devices • Wilmington (MA)

On-site
USD 113,000 - 164,000
Medical, vision, and dental coverage
401k
Paid vacation
+1
Advanced IC Package Engineer
Advanced IC Package Engineer

Gsme • San Jose (CA), Northern (KY)

Hybrid
USD 110,000 - 170,000
Senior/Staff/Principal Package Design Engineer
Senior/Staff/Principal Package Design Engineer

Micron Technology • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
Senior IC Packaging Designer
Senior IC Packaging Designer

Falcomm • Atlanta (GA)

On-site
USD 90,000 - 120,000
Competitive Salary and Equity Package
Comprehensive Health, Dental, and Vision Insurance
401(k) Retirement Plan
+1
Senior Engineer, Semiconductor Packaging
Senior Engineer, Semiconductor Packaging

Analog Devices • Wilmington (MA)

On-site
USD 95,000 - 132,000
Medical coverage
401k
Paid vacation and holidays
Semiconductor Field Application Engineer
Semiconductor Field Application Engineer

Kulicke & Soffa • Albuquerque (NM)

On-site
USD 85,000 - 120,000