Secure ASIC Design Lead: VHDL/Verilog, FPGA Prototyping

Arcfield

New York (NY)

Hybrid

USD 130,611 - 239,061

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health Insurance
Paid Time Off
Retirement and Savings

Job summary

Arcfield is seeking a Design Lead in New York, NY, to manage ASIC design projects for advanced applications. The candidate will lead a team of engineers and is responsible for VHDL designs targeting Xilinx FPGAs. Candidates must have a relevant engineering degree and extensive experience (12-15 years) in the field, along with obtaining a Secret clearance. The compensation range is between $130,611.87 and $239,061.79, with benefits including health insurance and retirement plans.

Qualifications

  • 12-15 years' experience with a Bachelor’s or 10-13 years with a Master’s.
  • Must obtain and maintain a Secret clearance.
  • Minimum 3 years experience in targeting VHDL designs to Xilinx FPGAs.
  • Minimum 5 years experience developing in VHDL and Verilog.

Responsibilities

  • Design, research, and develop applications for secure processing projects.
  • Lead ASIC design engineers and create design documents.
  • Verify chip functionality using HDL simulator and synthesis tools.
  • Supervise technical procedures and coordinate with research engineers.

Skills

VHDL design targeting Xilinx FPGAs
Cadence Virtuoso
ModelSim/QuestaSim
VHDL/Verilog/System Verilog

Education

Bachelor's degree in Hardware or Electrical Engineering
Master's degree in Hardware or Electrical Engineering
Ph.D in Hardware or Electrical Engineering

Job description

Arcfield is seeking a Design Lead in New York, NY, to manage ASIC design projects for advanced applications. The candidate will lead a team of engineers and is responsible for VHDL designs targeting Xilinx FPGAs. Candidates must have a relevant engineering degree and extensive experience (12-15 years) in the field, along with obtaining a Secret clearance. The compensation range is between $130,611.87 and $239,061.79, with benefits including health insurance and retirement plans.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Team Lead - Secure Hardware, VHDL/Verilog
ASIC Design Team Lead - Secure Hardware, VHDL/Verilog

Arcfield • Forest Home (NY)

On-site
USD 130,000 - 240,000
Health Insurance
Life Insurance
Paid Time Off
+2
ASIC Design Team Lead
ASIC Design Team Lead

Arcfield • Forest Home (NY)

On-site
USD 130,000 - 240,000
Health Insurance
Life Insurance
Paid Time Off
+2
ASIC Design Team Lead
ASIC Design Team Lead

Arcfield • New York (NY)

Hybrid
USD 130,000 - 240,000
Health Insurance
Paid Time Off
Retirement and Savings
ASIC Design Engineer III
ASIC Design Engineer III

Arcfield • Forest Home (NY)

On-site
USD 82,000 - 199,000
Senior ASIC/FPGA Design Engineer – VLSI for AI Infra
Senior ASIC/FPGA Design Engineer – VLSI for AI Infra

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 160,000 - 180,000
Senior FPGA/ASIC Design Engineer - Clearance Eligible
Senior FPGA/ASIC Design Engineer - Clearance Eligible

Catapult Solutions Group • BLOOMINGTON (MN)

On-site
USD 65,000 - 80,000
Senior ASIC/FPGA Engineer & Tech Lead
Senior ASIC/FPGA Engineer & Tech Lead

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 85,000 - 115,000
Senior ASIC RTL Design Lead — Remote (US)
Senior ASIC RTL Design Lead — Remote (US)

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
FPGA VHDL Design Engineer – Security Clearance Eligible
FPGA VHDL Design Engineer – Security Clearance Eligible

Science Referral Network • Tucson (AZ)

On-site
USD 80,000 - 120,000
ASIC Design Engineer - FPGA/RTL & Tapeout Readiness
ASIC Design Engineer - FPGA/RTL & Tapeout Readiness

Jobsbridge • San Jose (CA)

On-site
USD 100,000 - 130,000