RTL Design Engineer for Next-Gen ASIC/FPGA (Starlink)

SPACE EXPLORATION TECHNOLOGIES CORP

Irvine (CA)

On-site

USD 125,000 - 175,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
3 weeks of paid vacation
10 or more paid holidays per year
Paid parental leave

Job summary

A leading aerospace company in Irvine, CA, is seeking an RTL Design Engineer to design ASICs and FPGAs for Starlink projects. The ideal candidate will collaborate with cross-disciplinary teams to create cutting-edge solutions that enhance connectivity. A Bachelor's degree in Electrical Engineering or related field and at least one year of experience in RTL design are required. This role offers competitive compensation, comprehensive benefits, and opportunities for professional growth.

Qualifications

  • 1+ years of experience in RTL Design using SystemVerilog, Verilog or VHDL.
  • Team-player with a can-do attitude.

Responsibilities

  • Design ASICs and/or FPGAs for Starlink projects.
  • Participate in the full ASIC/FPGA design lifecycle.
  • Collaborate with cross-functional engineers in developing new technologies.

Skills

RTL Design using SystemVerilog
Experience with ASICs and FPGAs
Proficiency in Python
Ability to work in a dynamic environment
Strong foundation in electrical engineering fundamentals

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or Physics
Master’s in Electrical/Computer Engineering or related field

Tools

EDA tools

Job description

A leading aerospace company in Irvine, CA, is seeking an RTL Design Engineer to design ASICs and FPGAs for Starlink projects. The ideal candidate will collaborate with cross-disciplinary teams to create cutting-edge solutions that enhance connectivity. A Bachelor's degree in Electrical Engineering or related field and at least one year of experience in RTL design are required. This role offers competitive compensation, comprehensive benefits, and opportunities for professional growth.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design Engineer - ASIC/FPGA for Space Systems
RTL Design Engineer - ASIC/FPGA for Space Systems

SpaceX • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid vacation and holidays
+1
Senior RTL Design Engineer – Silicon ASIC for Space Systems
Senior RTL Design Engineer – Silicon ASIC for Space Systems

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior RTL Design Engineer – Space ASICs for Global Connectivity
Senior RTL Design Engineer – Space ASICs for Global Connectivity

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 235,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior RTL Design Engineer — Silicon ASICs
Senior RTL Design Engineer — Silicon ASICs

SpaceX • Redmond (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior RTL/ASIC Design Engineer (Silicon)
Senior RTL/ASIC Design Engineer (Silicon)

Latent AI • Austin (TX)

On-site
USD 100,000 - 140,000
Senior RTL Design Engineer – High-Performance ASICs
Senior RTL Design Engineer – High-Performance ASICs

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Senior RTL Design Engineer for Space-Grade SoC
Senior RTL Design Engineer for Space-Grade SoC

SpaceX • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long-term incentives
Medical, vision, and dental coverage
+3
FPGA/ASIC Design Engineer — Space-Grade SoCs
FPGA/ASIC Design Engineer — Space-Grade SoCs

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation
Senior RTL Design Engineer – Silicon for Starlink
Senior RTL Design Engineer – Silicon for Starlink

SPACE EXPLORATION TECHNOLOGIES CORP • Redmond (WA)

On-site
USD 160,000 - 225,000
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+4
Innovative FPGA/ASIC Design Engineer (Silicon)
Innovative FPGA/ASIC Design Engineer (Silicon)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1