FPGA/ASIC Design Engineer — Space-Grade SoCs

SpaceX

Redmond (WA)

On-site

USD 125,000 - 145,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation

Job summary

SpaceX is looking for a FPGA/ASIC Design Engineer to join our team in Redmond, WA. In this role, you will design innovative ASICs and FPGAs used in Starlink, the most advanced broadband internet system. You will work with cross-functional teams to develop cutting-edge solutions, enhancing connectivity globally.

The ideal candidate holds a Bachelor's in Engineering or related field, with experience in RTL design and system integration. We offer a competitive salary and comprehensive benefits including health coverage and stock options.

Qualifications

  • 1+ years of experience in RTL Design.
  • Experience debugging complex PCBs containing Microprocessors.
  • Ability to work in a dynamic environment.

Responsibilities

  • Design ASICs and/or FPGAs for Starlink projects.
  • Participate in the full ASIC/FPGA design lifecycle.
  • Collaborate with software engineers on production software.

Skills

RTL Design using SystemVerilog, Verilog, or VHDL
ASIC/FPGA system integration
Proficiency in Python, C/C++, and Bash
Strong foundation in electrical engineering fundamentals
Debugging complex PCBs

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or Physics

Tools

EDA tools (VCS, Questa, IES)
Xilinx Vivado
Altera Quartus II

Job description

SpaceX is looking for a FPGA/ASIC Design Engineer to join our team in Redmond, WA. In this role, you will design innovative ASICs and FPGAs used in Starlink, the most advanced broadband internet system. You will work with cross-functional teams to develop cutting-edge solutions, enhancing connectivity globally.

The ideal candidate holds a Bachelor's in Engineering or related field, with experience in RTL design and system integration. We offer a competitive salary and comprehensive benefits including health coverage and stock options.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Innovative FPGA/ASIC Design Engineer (Silicon)
Innovative FPGA/ASIC Design Engineer (Silicon)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Senior RTL/ASIC Design Engineer (Silicon)
Senior RTL/ASIC Design Engineer (Silicon)

Latent AI • Austin (TX)

On-site
USD 100,000 - 140,000
RTL Design Engineer (Silicon Engineering)
RTL Design Engineer (Silicon Engineering)

SpaceX • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid vacation and holidays
+1
RTL Design Engineer (Silicon Engineering)
RTL Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
3 weeks of paid vacation
+2
Senior RTL Design Engineer — Silicon ASICs
Senior RTL Design Engineer — Silicon ASICs

SpaceX • Redmond (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior ASIC/SoC Physical Design Engineer — High-Impact Silicon
Senior ASIC/SoC Physical Design Engineer — High-Impact Silicon

jobr.pro • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
401(k) retirement plan
Comprehensive medical, vision, and dental coverage
Paid parental leave
New Grad Silicon Engineer – ASIC/FPGA & RFIC
New Grad Silicon Engineer – ASIC/FPGA & RFIC

SpaceX • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Long-term incentives
Company stock
Discretionary bonuses
+3
Graduate ASIC Design Engineer: RTL/FPGA for Space & Defense
Graduate ASIC Design Engineer: RTL/FPGA for Space & Defense

SpaceX • Hawthorne (CA)

On-site
USD 125,000 - 150,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+3