FPGA/ASIC Design Engineer — Space-Grade SoCs

SpaceX

Redmond (WA)

On-site

USD 125,000 - 145,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation

Job summary

SpaceX is looking for a FPGA/ASIC Design Engineer to join our team in Redmond, WA. In this role, you will design innovative ASICs and FPGAs used in Starlink, the most advanced broadband internet system. You will work with cross-functional teams to develop cutting-edge solutions, enhancing connectivity globally.

The ideal candidate holds a Bachelor's in Engineering or related field, with experience in RTL design and system integration. We offer a competitive salary and comprehensive benefits including health coverage and stock options.

Qualifications

  • 1+ years of experience in RTL Design.
  • Experience debugging complex PCBs containing Microprocessors.
  • Ability to work in a dynamic environment.

Responsibilities

  • Design ASICs and/or FPGAs for Starlink projects.
  • Participate in the full ASIC/FPGA design lifecycle.
  • Collaborate with software engineers on production software.

Skills

RTL Design using SystemVerilog, Verilog, or VHDL
ASIC/FPGA system integration
Proficiency in Python, C/C++, and Bash
Strong foundation in electrical engineering fundamentals
Debugging complex PCBs

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or Physics

Tools

EDA tools (VCS, Questa, IES)
Xilinx Vivado
Altera Quartus II

Job description

SpaceX is looking for a FPGA/ASIC Design Engineer to join our team in Redmond, WA. In this role, you will design innovative ASICs and FPGAs used in Starlink, the most advanced broadband internet system. You will work with cross-functional teams to develop cutting-edge solutions, enhancing connectivity globally.

The ideal candidate holds a Bachelor's in Engineering or related field, with experience in RTL design and system integration. We offer a competitive salary and comprehensive benefits including health coverage and stock options.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Space-Grade ASIC/FPGA Design Engineer
Space-Grade ASIC/FPGA Design Engineer

SpaceX • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Medical, vision, dental coverage
+3
FPGA/ASIC Design Engineer — High-Impact Silicon
FPGA/ASIC Design Engineer — High-Impact Silicon

Starlink • Irvine (CA)

On-site
USD 125,000 - 195,000
Stock options
401(k) plan
Health, vision & dental coverage
+4
Space-Grade FPGA/ASIC Design Engineer for Starlink
Space-Grade FPGA/ASIC Design Engineer for Starlink

Spacex • Irvine (CA)

On-site
USD 125,000 - 195,000
Long‑term incentives (stock)
Discretionary bonuses
Employee Stock Purchase Plan
+8
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

Starlink • Irvine (CA)

On-site
USD 125,000 - 195,000
Stock options
401(k) plan
Health, vision & dental coverage
+4
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation
Senior ASIC RTL Design Engineer — Space-Grade SoCs
Senior ASIC RTL Design Engineer — Space-Grade SoCs

Starlink • Irvine (CA)

On-site
USD 165,000 - 265,000
Senior ASIC Design Engineer - RTL & SoC for Space Systems
Senior ASIC Design Engineer - RTL & SoC for Space Systems

WarmStart Ltd • Irvine (CA), Northern (KY)

Hybrid
USD 150,000 - 210,000
Sr. ASIC Design Engineer [Silicon Engineering]
Sr. ASIC Design Engineer [Silicon Engineering]

WarmStart Ltd • Irvine (CA), Northern (KY)

On-site
USD 150,000 - 210,000
ASIC Design Engineer (Silicon Engineering)
ASIC Design Engineer (Silicon Engineering)

SpaceX • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Medical, vision, dental coverage
+3
Senior RTL/ASIC Design Engineer - High-Performance Chips
Senior RTL/ASIC Design Engineer - High-Performance Chips

Starlink • Redmond (WA)

On-site
USD 165,000 - 270,000
Stock options
Medical, vision & dental