RTL Design Engineer

InterSources Inc

Saratoga (CA)

On-site

USD 140,000 - 220,000

Full time

10 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

InterSources Inc. is seeking a senior engineer with 8–15 years of ME/BE experience to design and optimize ASIC-related systems.

The role requires hands-on SystemVerilog/Verilog, in-depth knowledge of ASIC methodologies, and strong analytical skills for debugging complex networking issues. The candidate should be proficient in enabling high-performance scheduling and QoS mechanisms, with experience in Ethernet and IP protocols and a proven ability to communicate effectively within

Qualifications

  • 8–15 years of ME/BE experience.
  • Hands-on knowledge of SystemVerilog and Verilog is mandatory.
  • Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments.
  • Proven expertise in designing and optimizing scheduling and QoS mechanisms.
  • Experience with Ethernet and IP protocols.
  • Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues.
  • Excellent verbal and written communication skills, with the ability to collaborate effectively in a team environment and present technical information to diverse audiences.

Skills

Analytical thinking
Problem solving
Communication skills
Team collaboration

Tools

SystemVerilog
Verilog
Ethernet
IP protocols
ASIC design methodologies
Scheduling QoS

Job description

  • ME/BE with a minimum of 8-15 years of experience.
  • Hands-on knowledge of SystemVerilog and Verilog is mandatory.
  • Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments.
  • Proven expertise in designing and optimizing scheduling and QoS mechanisms.
  • Experience with Ethernet and IP protocols.
  • Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues.
  • Excellent verbal and written communication skills, with the ability to collaborate effectively in a team environment and present technical information to diverse audiences.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer - ASIC, SystemVerilog & QoS
Senior RTL Design Engineer - ASIC, SystemVerilog & QoS

InterSources Inc • Saratoga (CA)

On-site
USD 140,000 - 220,000
ASIC/RTL Design Engineer
ASIC/RTL Design Engineer

TPI Global Solutions • San Jose (CA)

On-site
USD 180,000 - 300,000
Design Engineer - ASIC/RTL
Design Engineer - ASIC/RTL

Infobahn Softworld Inc • San Jose (CA)

On-site
USD 120,000 - 180,000
VLSI Design Engineer
VLSI Design Engineer

Retym, Inc • Austin (TX)

On-site
USD 100,000 - 130,000
RTL Design Engineer
RTL Design Engineer

Insight Global • North Reading (MA)

On-site
USD 120,000 - 180,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Highbrow Technology Inc • Mountain View (CA)

On-site
USD 150,000 - 210,000
Digital Design Lead
Digital Design Lead

PHIZENIX • California (MO)

On-site
USD 140,000 - 190,000
Hardware Design Engineer
Hardware Design Engineer

Rambus • Hillsboro (OR)

On-site
USD 100,000 - 130,000
Digital Design Lead
Digital Design Lead

Phizenix • Santa Clara (CA)

On-site
USD 180,000 - 200,000
RTL Design Engineer, Silicon (ASIC/IP)
RTL Design Engineer, Silicon (ASIC/IP)

Google Inc. • Mountain View (CA)

On-site
USD 138,000 - 197,000