RISC-V CPU Micro-Architecture & RTL Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 167,100 - 250,700

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive benefits

Job summary

Qualcomm Technologies, Inc. in Santa Clara, CA is seeking a CPU Micro-Architecture and RTL Design Engineer (RISC-V) to drive high-performance, low-power CPU design. You will collaborate with chip architects to shape microarchitecture and participate early in product life cycles.

The role covers RTL ownership, architecture research, and verification support, with emphasis on timing, area, and reliability. A strong background in Verilog/VHDL and scripting is desired, along with experience in

Qualifications

  • Bachelor's degree in Electrical/Computer Engineering or Computer Science with 4+ years of work experience.
  • Experience with microprocessor architecture concepts such as fetch/decode, branch prediction, and out-of-order execution.
  • Proficiency in RTL design with Verilog or VHDL and ability to work with simulators and waveform tools.

Responsibilities

  • Explore high-performance strategies with CPU modeling and verification teams.
  • Develop microarchitecture specifications from early exploration to detailed design.
  • Own RTL development and refinement to meet power, performance, and area goals.

Skills

Microarchitecture knowledge
RTL design
Verilog/VHDL
Scripting (Python/Perl)
Performance verification

Education

Bachelor's in EE/CE/CS
Master's in EE/CE/CS
PhD in EE/CE/CS

Tools

Verilog/VHDL tools
Waveform debugging tools
Python scripting

Job description

Qualcomm Technologies, Inc. in Santa Clara, CA is seeking a CPU Micro-Architecture and RTL Design Engineer (RISC-V) to drive high-performance, low-power CPU design. You will collaborate with chip architects to shape microarchitecture and participate early in product life cycles.

The role covers RTL ownership, architecture research, and verification support, with emphasis on timing, area, and reliability. A strong background in Verilog/VHDL and scripting is desired, along with experience in

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Austin (TX)

On-site
USD 167,000 - 251,000
Discretionary bonus program
RSU grants
Comprehensive benefits package
Senior CPU Microarchitecture & RTL Engineer
Senior CPU Microarchitecture & RTL Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 212,000 - 318,000
RISCV System RTL Engineer - Power, Debug & Performance
RISCV System RTL Engineer - Power, Debug & Performance

Qualcomm • Santa Clara (CA)

On-site
USD 142,000 - 214,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits
RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 167,000 - 251,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Senior CPU Microarchitecture and RTL Design Engineer
Senior CPU Microarchitecture and RTL Design Engineer

Qualcomm • Austin (TX)

On-site
USD 212,000 - 318,000
CPU Micro-Architecture and RTL Design Engineer (RISC-V)
CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm • Austin (TX)

On-site
USD 167,000 - 251,000
Discretionary bonus program
RSU grants
Comprehensive benefits package
Advanced CPU RTL & Microarchitecture Engineer
Advanced CPU RTL & Microarchitecture Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 198,700 - 298,100
Senior CPU RTL Engineer for High-Performance, Low-Power
Senior CPU RTL Engineer for High-Performance, Low-Power

Qualcomm • Santa Clara (CA)

On-site
USD 167,000 - 251,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
RISCV CPU System RTL Engineer
RISCV CPU System RTL Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 142,000 - 214,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits
Senior AI/ML CPU IP Architect (RISC-V)
Senior AI/ML CPU IP Architect (RISC-V)

MIPS Holding Inc • Santa Clara (CA)

On-site
USD 143,000 - 275,000