Remote Package Design Engineer, 2.5D/3.5D HPC Substrates

Software Product Development Company

United States

À distance

USD 120 000 - 180 000

Plein temps

Il y a 3 jours
Soyez parmi les premiers à postuler

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

SPD Technology is seeking a Package Design Engineer to develop large form-factor package substrate designs for ML HPCs and to optimize the CAD flow for efficiency. You will coordinate with SI/PI, thermal, mechanical, and PCB teams to advance substrate architectures and enable reliable production.

The role emphasizes delivering design verification, DFM readiness, and production sign-off, while leveraging automation and scripting to boost productivity in a remote, global team environment.

Qualifications

  • 8 years of experience in chip package substrate design using Cadence APD or Mentor Expedition.
  • Experience in chip package substrate layout, design verification, DFM and taping out for production.
  • Experience in design automation and scripting.
  • English — Upper Intermediate or higher.

Responsabilités

  • Develop physical package substrate design of large form-factor package for ML high-performance computers.
  • Develop and implement the methodology and CAD flow for efficient substrate design and enhanced productivity.
  • Manage and drive co-design initiatives across chip, package, and system levels, including securing production sign-off for package designs.
  • Collaborate with SI/PI, thermal, and mechanical teams to refine product designs, test vehicles, and mock-up designs for feasibility.

Connaissances

Chip packaging design
Design automation
Scripting
Cross-functional collaboration

Formation

Bachelor's in Mechanical Engineering
Bachelor's in Electrical Engineering

Outils

Cadence APD
Mentor Expedition

Description du poste

SPD Technology is seeking a Package Design Engineer to develop large form-factor package substrate designs for ML HPCs and to optimize the CAD flow for efficiency. You will coordinate with SI/PI, thermal, mechanical, and PCB teams to advance substrate architectures and enable reliable production.

The role emphasizes delivering design verification, DFM readiness, and production sign-off, while leveraging automation and scripting to boost productivity in a remote, global team environment.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior Package Designer for 2.5D/3.5D HPC Substrates Remote
Senior Package Designer for 2.5D/3.5D HPC Substrates Remote

Spd-Technology • États-Unis

À distance
USD 120 000 - 180 000
Fully remote
Flexible schedule
Chip Package Designer – 2.5D/3.5D for ML HPCs
Chip Package Designer – 2.5D/3.5D for ML HPCs

Google • Sunnyvale (CA)

Sur place
USD 156 000 - 229 000
Chip Package Designer for 2.5D/3.5D HPC Packaging
Chip Package Designer for 2.5D/3.5D HPC Packaging

Google • Town of Montana (WI)

Sur place
USD 163 000 - 236 000
Package Design Engineer
Package Design Engineer

Spd-Technology • États-Unis

À distance
USD 120 000 - 180 000
Fully remote
Flexible schedule
Lead 2.5D/3D Advanced Package Engineer
Lead 2.5D/3D Advanced Package Engineer

Broadcom Inc. • Fort Collins (CO)

Sur place
USD 120 000 - 180 000
Medical, dental, vision
401(k) with company match
Employee stock purchase program
+1
Package Design Engineer
Package Design Engineer

Software Product Development Company • États-Unis

À distance
USD 120 000 - 180 000
Package Design Engineer
Package Design Engineer

Elite Connector • Orlando (FL)

Sur place
USD 90 000 - 130 000
Relocation assistance
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal

Eliyan Corporation • San Francisco (CA)

Sur place
USD 120 000 - 160 000
Excellent benefits
Fun work environment
Senior R&D Architect, 3DIC Packaging EDA
Senior R&D Architect, 3DIC Packaging EDA

Synopsys • Mountain View (CA)

Sur place
USD 180 000 - 240 000
Senior Package Architect: Silicon-to-System Co-Design
Senior Package Architect: Silicon-to-System Co-Design

Micron • Boise (ID)

Sur place
USD 140 000 - 190 000
Medical plans
Dental plans
Vision plans
+2