Remote DFT Engineer for High‑Speed CPU SoCs

OpenTalent

United States

On-site

USD 150,000 - 210,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Tenstorrent is seeking an experienced DFT engineer to lead chip-level DFT strategies for high-speed CPU cores and multi-chiplet SIP programs. You will implement scan chains, memory BIST, and JTAG for manufacturing test and silicon debugging, working with RTL, physical design, and verification teams to ensure testability across the design flow.

The role requires 10+ years in DFT, expertise with Synopsys and Siemens tools, and scripting in TCL/Python.

Qualifications

  • Bachelor's, Master's or PhD in Electrical/Computer Engineering or Computer Science.
  • 10+ years of DFT experience.
  • Experience with industry-standard DFT tools (Synopsys, Siemens).
  • Scripting in TCL and Python.
  • DFT planning, SoC-level silicon debugging, formal verification, and signoff of inserted DFT logic.

Responsibilities

  • Build and execute chip-level DFT strategies for high-speed CPU core designs and multi-chiplet System-in-Package programs.
  • Implement and verify DFT features including scan chains, memory BIST, and JTAG for manufacturing test and silicon debug.
  • Collaborate with RTL, physical design, and verification teams to ensure testability across the design flow.
  • Script, automate, and analyze DFT flows using industry-standard EDA tools, including ATPG and fault coverage reporting.

Skills

DFT experience
DFT tools (Synopsys, Siemens)
Scripting (TCL, Python)
DFT planning
SoC silicon debugging
Formal verification
Cross-functional collaboration

Education

Bachelor's/Master's/PhD in EE/CE/CS

Tools

Synopsys
Siemens

Job description

Tenstorrent is seeking an experienced DFT engineer to lead chip-level DFT strategies for high-speed CPU cores and multi-chiplet SIP programs. You will implement scan chains, memory BIST, and JTAG for manufacturing test and silicon debugging, working with RTL, physical design, and verification teams to ensure testability across the design flow.

The role requires 10+ years in DFT, expertise with Synopsys and Siemens tools, and scripting in TCL/Python.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Remote Senior DFT Engineer for High‑Speed CPU AI Chips
Remote Senior DFT Engineer for High‑Speed CPU AI Chips

Tenstorrent • United States

On-site
USD 100,000 - 500,000
Remote work
Competitive compensation
Equal opportunity employer
Remote DFT Architect for High-Speed CPU Cores
Remote DFT Architect for High-Speed CPU Cores

Tenstorrent • Santa Clara (CA), Northern (KY)

Hybrid
USD 100,000 - 500,000
Architecture DFT Engineer Santa Clara, California, United States
Architecture DFT Engineer Santa Clara, California, United States

Tenstorrent • Santa Clara (CA), Northern (KY)

Hybrid
USD 100,000 - 500,000
DFT Engineer
DFT Engineer

Retym, Inc • Austin (TX)

On-site
USD 100,000 - 130,000
DFT Tech Lead
DFT Tech Lead

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 150,000
DFT Engineer
DFT Engineer

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
DFT Engineer ( 5+ years )
DFT Engineer ( 5+ years )

Quest Global • Mountain View (CA)

On-site
USD 110,000 - 140,000
DFT Engineer: SoC Test, Genus & MBIST Expert
DFT Engineer: SoC Test, Genus & MBIST Expert

Sintegra Inc. • Santa Clara (CA)

On-site
USD 130,000 - 190,000
Senior CPU Core DFT Engineer - ATPG/DFT Lead
Senior CPU Core DFT Engineer - ATPG/DFT Lead

AMD • Santa Clara (CA)

On-site
USD 140,000 - 190,000
ASIC Design-for-Test (DFT)
ASIC Design-for-Test (DFT)

Accord Technologies Inc • San Jose (CA)

On-site
USD 150,000 - 200,000