Quantum Tapeout & PDK Engineer — Design Enablement

NightDragon Acquisition Corp.

College Park (MD)

Hybrid

USD 127,000 - 182,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental, vision plans
401(k) matching
Unlimited PTO and paid holidays
Parental/adoption leave
Legal insurance
Home technology stipend

Job summary

IonQ, a leader in quantum computing, seeks a Quantum Design Enablement Engineer to bridge internal chip designers and external foundries. You will manage tapeout, perform physical verification, and collaborate with foundries to refine the PDK.

You will also enable design teams with clear rules, perform layout edits, and customize rule decks to meet trapped-ion hardware constraints. Join a team delivering scalable quantum solutions.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Physics, Materials Science, or a related technical field.
  • 3 - 5 years of industry experience in semiconductor manufacturing, design enablement, tapeout operations, or a closely related field.
  • Hands-on experience with physical verification tools (such as Siemens Calibre, Cadence Pegasus, or Synopsys IC Validator) and running standard DRC, LVS, and ERC checks.

Responsibilities

  • Foundry Interface & PDK Management: Serve as the primary technical point of contact with external foundry partners. Define, implement, and troubleshoot the PDK to reflect foundry capabilities and constraints.
  • Tapeout & Mask Validation: Own the tapeout process. Validate mask layouts, perform physical verification (DRC/LVS), and ensure GDSII/OASIS files meet foundry requirements.
  • Design Team Enablement: Translate foundry requirements and process updates into clear design rules for design engineers.
  • Layout & Integration: Perform hands-on layout edits, frame generation, and reticle assembly; create test structures or simple test chips as needed.
  • Rule Deck Customization: Work with foundry DRC/LVS rule decks and craft internal custom checks for trapped-ion quantum design constraints.
  • Continuous Improvement: Analyze tapeout data and foundry feedback to improve the PDK and design-to-manufacturing workflow.

Skills

Python scripting
Cross-functional communication
Physical verification

Education

Bachelor’s or Master’s degree

Tools

Cadence Calibre
Cadence Virtuoso
KLayout
Synopsys IC Validator
GDSII/OASIS workflows

Job description

IonQ, a leader in quantum computing, seeks a Quantum Design Enablement Engineer to bridge internal chip designers and external foundries. You will manage tapeout, perform physical verification, and collaborate with foundries to refine the PDK.

You will also enable design teams with clear rules, perform layout edits, and customize rule decks to meet trapped-ion hardware constraints. Join a team delivering scalable quantum solutions.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Quantum Chip Design Enablement Engineer
Quantum Chip Design Enablement Engineer

Entangled Future • College Park (MD)

Hybrid
USD 120,000 - 160,000
Quantum Design Enablement Engineer
Quantum Design Enablement Engineer

Entangled Future • College Park (MD)

Hybrid
USD 120,000 - 160,000
Quantum Qubit Design Architect
Quantum Qubit Design Architect

Intel • Austin (TX)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
Quantum Qubit Design Engineer – Silicon Processor R&D
Quantum Qubit Design Engineer – Silicon Processor R&D

Intel • Folsom (CA)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Vacation
Senior QPU Design Engineer - Quantum Chip Architect
Senior QPU Design Engineer - Quantum Chip Architect

IonQ • College Park (MD)

On-site
USD 124,000 - 186,000
Silicon Quantum Qubit Design Engineer
Silicon Quantum Qubit Design Engineer

Intel • Allentown

On-site
USD 142,000 - 269,000
Quantum Qubit Design Engineer for Scalable Silicon Chips
Quantum Qubit Design Engineer for Scalable Silicon Chips

Intel • Phoenix (AZ)

On-site
USD 142,000 - 269,000
Senior Quantum Processor Design Engineer
Senior Quantum Processor Design Engineer

NightDragon Acquisition Corp. • College Park (MD)

On-site
USD 124,000 - 186,000
Medical/Dental/Vision
401(k) matching
Unlimited PTO
+4
Quantum Qubit Design Engineer - Silicon Spin Qubits
Quantum Qubit Design Engineer - Silicon Spin Qubits

Intel • New York (NY)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Quantum Hardware Engineer - Board Design & Testing
Senior Quantum Hardware Engineer - Board Design & Testing

IonQ, Inc. • College Park (MD)

On-site
USD 120,000 - 180,000