Product Engineer (3D IC, Heterogeneous Integration & Advanced Packaging)

Cadence Design Systems, Inc.; San Jose (CA); On-site; USD 140,000 - 260,000; Full time

Job summary

Cadence Design Systems, Inc. in San Jose, CA is seeking a Principal Product Engineer to lead definition, early deployment, and broader adoption of Cadence Virtuoso heterogeneous integration technologies.

You will collaborate across Product Management, R&D, and Field teams to deliver customer-ready capabilities for 3D IC and advanced packaging. The role emphasizes end-to-end system design flows, strong customer engagement, and delivering PRS, use cases, and enablement materials to accelerate

Qualifications

• BS in Electrical Engineering, Electronics, or a related technical field.

Responsibilities

• Drive end-to-end solution for system design flows spanning 3D IC, heterogeneous integration and advanced packaging.
• Partner with leading semiconductor customers to understand co-design challenges and translate them into product specs.
• Produce high-quality PRS, technical use cases, and support R&D throughout product development.
• Collaborate cross-functionally with R&D, Product Management, Field teams, Publications and Validation.
• Create and deliver demonstration collateral, workflows, and enablement materials to accelerate adoption.
• Troubleshoot design-flow issues, provide technical guidance and workarounds, and drive prioritization of bugs/enhancements.
• Support product launches, customer engagements, and industry events.
• Own deliverables from definition through customer deployment with strong execution and accountability.

Skills

Semiconductor design

Physical implementation

3D IC

Heterogeneous integration

Communication skills

Education

BS in Electrical Engineering or related field

Tools

Cadence Virtuoso

Cadence Allegro APD+

SKILL language

Job description

SAN JOSE

Full time

R55395

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Principal Product Engineer

Location: San Jose, California, United States

Reports to: Product Engineering Director

Job Overview:

As Product Engineer, you are responsible for driving the definition, early deployment, and broader adoption of the Cadence Virtuoso Heterogeneous Integration technologies. You work with strategic customers, Product Management, R&D, Product Validation, and Application Engineering teams to define requirements, validate solutions, and accelerate customer success in physical implementation flows for 3D IC, heterogeneous integration, and advanced packaging.

Job Responsibilities:

• Drive, validate, and promote an end-to-end solution for system design implementation flows spanning 3D IC, heterogeneous integration and advanced packaging.
• Partner with leading semiconductor customers to understand complex system co-design challenges and translate them into clear product specifications.
• Produce high-quality Product Requirement Specifications (PRS), technical use cases, and support R&D throughout product development.
• Collaborate cross-functionally with R&D, Product Management, Field teams, Technical Publications and Product Validation to deliver robust, customer-ready capabilities.
• Create and deliver demonstration collateral, application workflows, and enablement materials to accelerate customer and field adoption.
• Troubleshoot design-flow issues, provide technical guidance and workarounds, and drive bug/enhancement prioritization.
• Support product launches, customer engagements, and industry events.
• Own deliverables from definition through customer deployment with a strong focus on execution and accountability.

Job Qualifications:

• BS in Electrical Engineering, Electronics, or a related technical field.
• Strong experience in semiconductor design, physical implementation, advanced packaging, or EDA product engineering.
• Strong hands-on knowledge of the Cadence Virtuoso platform and associated custom IC design flows.
• 10+ years of relevant experience, or equivalent demonstrated expertise.
• Proven ability to work independently, prioritize effectively, and take responsibility for technical deliverables.
• Strong verbal and written communication skills, with the ability to collaborate effectively across global and multicultural teams, and across functions.
• Highly motivated by the rapidly evolving landscape of 3DIC, heterogeneous integration, and advanced packaging technologies, with a passion for driving innovation in next-generation semiconductor solutions.

Additional Skills/Preferences:

• Experience with software product definition, validation, or technical marketing activities.
• Experience with co-design flows around 3D IC, heterogeneous integration, silicon-package-board integration.
• Knowledge of Cadence Allegro Package Designer Plus (APD+) and package implementation methodologies.
• Knowledge of Cadence Virtuoso SKILL language or any other interpreted language.

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

The annual salary range for California is $140,000 to $260,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.