Principal Software Engineer - Compiler Development

Cadence Design Systems; Burlington (MA); Presencial; USD 118.000 - 218.000; Jornada completa

Ventajas ofrecidas por este puesto de trabajo

Bonus and equity

Benefits package

Competitive salary

Descripción de la vacante

Cadence Design Systems seeks an experienced compiler engineer to shape the Xcelium compiler for next‑gen AI designs and large NPUs. You will design SystemVerilog extensions, optimize the front-end and code generation, and push performance with multi-threaded, memory-efficient C++ implementations.

You will work in a vibrant EDA environment with opportunities to explore innovative compilation techniques, parallel and distributed compilation, and LLVM-based tooling, while contributing to a broad

Formación

• BS/MS/PhD in related field with substantial experience (or equivalent proven track record).
• 5+ years in Compiler Development, EDA, or High-Performance Computing.

Responsabilidades

• Language Evolution: Design and implement advanced SystemVerilog language extensions.
• Compiler Architecture: Develop and optimize high-performance front-end and code generation components.
• Performance Engineering: Analyze bottlenecks and optimize C/C++ to improve compile speed and memory usage.
• Design Scalability: Architect compiler/simulator for complex AI designs and large NPUs.
• Innovation & Research: Explore blue-sky features, LLN-enhanced compilation, parallel and distributed compilation.

Conocimientos

C++ expert

SystemVerilog/Verilog

Compiler theory

Multithreading

Memory management

Cache locality

Innovative mindset

Herramientas

LLVM

Python

UVM

Descripción del empleo

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description Cadence Design Systems is a leading provider of the software, hardware, and intellectual property required to design complex integrated circuits and electronic systems. By offering Electronic Design Automation (EDA) tools, they enable engineers to simulate, verify, and optimize chip designs for various high-growth industries, including automotive, 5G, and hyperscale computing. Beyond software, Cadence provides specialized hardware for emulation and prototyping, alongside a strategy focused on Intelligent System Design that integrates AI and multiphysics analysis to streamline the development of modern electronics.

The Xcelium compiler and build performance team develops the compiler and code generator for Xcelium logic simulator. We are developing the next generation compiler capable of verifying highly complex chip designs.

• Language Evolution: Design and implement advanced SystemVerilog language extensions.
• Compiler Architecture: Develop and optimize high-performance front‑end and code generation compiler components, focusing on intermediate representations (IR) that scale to multi‑billion gate designs.
• Performance Engineering: Conduct deep‑dive bottleneck analysis and implement performance optimizations in C/C++ to improve compilation speed and memory footprint.
• Design Scalability: Architect compiler and simulator specifically tuned for complex AI designs, ensuring the engine can handle the massive replicated and parallel structures inherent in next‑gen neural processing units (NPUs).
• Innovation & Research: Explore and prototype "blue-sky" features, LLM enhanced Compilation, parallel compilation, distributed compilation.

Qualifications

• BS with a minimum of 10 years of experience OR MS with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience
• 5+ years in Compiler Development, EDA, or High-Performance Computing.
• Expert-level C++ (modern standards) and a deep understanding of SystemVerilog or Verilog.
• Proven track record in compiler theory (lexing, parsing, semantic analysis, code generation).
• Experience with multi-threading, memory management, and cache‑locality optimizations.
• An inventive spirit with the desire to challenge the status quo of traditional EDA tools.

Why This Role is Exciting

"You aren't just maintaining a tool; you are building the backbone of the semiconductor industry. As AI chips grow in complexity, the compiler becomes the primary gatekeeper of engineering productivity. Here, you will invent the techniques that allow the world's most advanced chips to reach the market."

Scale: Work on codebases that manage the largest designs on the planet.

Impact: Your optimizations directly reduce the "time-to-market" for global tech giants.

Future-Proofing: Be part of the transition toward AI-accelerated chip design and cloud-scale verification.

Desirable Skills

• Knowledge of LLVM or similar compiler frameworks.
• Experience with Python for internal tooling and test automation.
• Familiarity with hardware verification environments (UVM).

The annual salary range for Massachusetts is $117,600 to $218,400.

You may also be eligible to receive incentive compensation: bonus, equity, and benefits.

Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K).

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.