Principal SerDes/PHY DV Architect for AI Connectivity

Asteralabs

San Jose (CA)

On-site

USD 207,000 - 230,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Discretionary bonus
Incentives
Diverse and inclusive work environment

Job summary

Asteralabs is seeking a Principal Design Verification Engineer in San Jose, California to lead the functional verification of high-speed SerDes/PHY IP. This role is crucial to the development of connectivity engines powering robust AI infrastructure.

The ideal candidate will possess extensive experience in design verification, with a strong emphasis on SystemVerilog and UVM methodologies, alongside a deep understanding of physical layer specifications.

A competitive salary range of $207,000 to $230,000 is offered based on experience, plus potential bonuses and incentives.

.

Qualifications

  • 8+ years of design verification experience on high-speed SerDes, PHY, or mixed-signal IP.
  • Expert-level proficiency in SystemVerilog and UVM.
  • Strong understanding of the physical layer and high-speed serial protocols.

Responsibilities

  • Architect UVM-based verification environments for SerDes/PHY IP.
  • Develop SystemVerilog/UVM testbenches and execute performance verification.
  • Mentor junior DV engineers and collaborate with cross-functional teams.

Skills

Design Verification
SystemVerilog
UVM
High-Speed SerDes
Mixed-Signal IP

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field

Tools

Analog/Mixed-Signal Co-Simulation
Real Number Modeling (RNM)
Python
Perl

Job description

Asteralabs is seeking a Principal Design Verification Engineer in San Jose, California to lead the functional verification of high-speed SerDes/PHY IP. This role is crucial to the development of connectivity engines powering robust AI infrastructure.

The ideal candidate will possess extensive experience in design verification, with a strong emphasis on SystemVerilog and UVM methodologies, alongside a deep understanding of physical layer specifications.

A competitive salary range of $207,000 to $230,000 is offered based on experience, plus potential bonuses and incentives.

.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principle Design Verification Engineer SerDes/PHY
Principle Design Verification Engineer SerDes/PHY

Asteralabs • San Jose (CA)

On-site
USD 207,000 - 230,000
Discretionary bonus
Incentives
Diverse and inclusive work environment
Staff Design Verification Engineer - AI Connectivity ASICs
Staff Design Verification Engineer - AI Connectivity ASICs

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 195,000
Quality Engineer - AI Connectivity & High-Speed SERDES
Quality Engineer - AI Connectivity & High-Speed SERDES

Asteralabs • San Jose (CA)

On-site
USD 120,000 - 140,000
Senior IP Verification Architect for High-Speed Protocols
Senior IP Verification Architect for High-Speed Protocols

191 Altera Corporation • San Jose (CA)

On-site
USD 142,000 - 207,000
Lead Principal Design Verification Engineer - AI ASICs
Lead Principal Design Verification Engineer - AI ASICs

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Discretionary bonus
Incentives
Benefits
Principal SerDes DSP RTL Architect (High-Speed)
Principal SerDes DSP RTL Architect (High-Speed)

Socket.dev • San Jose (CA)

On-site
USD 180,000 - 250,000
Discretionary bonus
Equity
Medical benefits
Lead Silicon Photonics Verification Architect
Lead Silicon Photonics Verification Architect

Ayar Labs • San Jose (CA)

On-site
USD 190,000 - 240,000
Interface IP DV Engineer for High-Performance ASICs
Interface IP DV Engineer for High-Performance ASICs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision packages
$500 credit for waiving medical benefits
Housing subsidy of $2k per month
+2
Principal Engineer, Digital Verification and Emulation
Principal Engineer, Digital Verification and Emulation

Ayar Labs • San Jose (CA)

On-site
USD 190,000 - 240,000
Principal SoC Verification Architect (AI & Networking)
Principal SoC Verification Architect (AI & Networking)

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000