Principal Logic Design Engineer - Memory Controllers (Hybrid)

Rambus.com

Hillsboro (OR)

Hybrid

USD 127,000 - 237,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Rambus, a premier chip and silicon IP provider, seeks to hire a Principal Logic Design Engineer to join our Silicon IP team in Hillsboro, Oregon. You will contribute to micro-architecture and RTL design of high-performance memory controllers for data centers and AI.

You will report to the Director of Engineering as an individual contributor and engage with cross-functional teams on design, verification, and pre-/post-sales support. This role offers hybrid work with onsite and remote days.

Qualifications

  • Proficiency in SystemVerilog/Verilog RTL design.
  • Experience with Questa/Incisive/VCS simulators.
  • Scripting in Python/Perl/TCL for automation.
  • 10+ years of logic design experience (ASIC/FPGA) with BSEE or 8+ years with MSEE.

Responsibilities

  • Own micro-architecture definition and RTL design for critical blocks such as schedulers, command pipelines, coherency/ordering logic and system interfaces.
  • Analyze performance, power, and area trade-offs and drive design decisions based on quantitative data.
  • Collaborate with verification team to shape test plans and improve verification coverage.
  • Work with physical design team to resolve timing, power, and congestion challenges.
  • Support verification regression and root-cause analysis, provide RTL fixes if necessary.
  • Provide technical support to FAE team on pre-sales customer engagements.
  • Provide technical support to AE team on post-sales customer deliveries.

Skills

SystemVerilog RTL
RTL design
Python scripting
Perl scripting
TCL scripting
Logic design experience

Education

BSEE
MSEE

Tools

Questa/Incisive/VCS

Job description

Rambus, a premier chip and silicon IP provider, seeks to hire a Principal Logic Design Engineer to join our Silicon IP team in Hillsboro, Oregon. You will contribute to micro-architecture and RTL design of high-performance memory controllers for data centers and AI.

You will report to the Director of Engineering as an individual contributor and engage with cross-functional teams on design, verification, and pre-/post-sales support. This role offers hybrid work with onsite and remote days.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Logic Design Engineer, Memory Controllers
Principal Logic Design Engineer, Memory Controllers

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
Lead Logic Design Engineer, High-Perf Memory
Lead Logic Design Engineer, High-Perf Memory

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Bonus
Equity
401(k) matching
+4
Hybrid Logic Design Engineer - Memory Controller IP
Hybrid Logic Design Engineer - Memory Controller IP

Rambus.com • Hillsboro (OR)

Hybrid
USD 86,000 - 161,000
Base salary plus bonus
Equity
401(k) matching
+4
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Bonus
Equity
401(k) matching
+4
Hybrid Principal Design Verification Engineer
Hybrid Principal Design Verification Engineer

Rambus • Hillsboro (AL)

Hybrid
USD 127,000 - 237,000
Hybrid work model
Onsite three days per week
Competitive compensation
PE Logic Design
PE Logic Design

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Principal DV Engineer – Hybrid (Memory Controller)
Principal DV Engineer – Hybrid (Memory Controller)

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Design Verification Principal Engineer
Design Verification Principal Engineer

Rambus • Hillsboro (AL)

Hybrid
USD 127,000 - 237,000
Hybrid work model
Onsite three days per week
Competitive compensation
Principal PCIe RTL Design Engineer — Hybrid
Principal PCIe RTL Design Engineer — Hybrid

Rambus.com • Hillsboro (OR)

Hybrid
USD 108,000 - 201,000
Hybrid work model
Onsite 3 days per week, remote 2 days
Base salary, bonus, equity
+5