Design Verification Principal Engineer

Rambus

Hillsboro (AL)

Hybrid

USD 127,000 - 237,000

Full time

13 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Hybrid work model
Onsite three days per week
Competitive compensation

Job summary

Rambus is seeking a Senior/Principal Design Verification Engineer for its Memory Controller IP team in Hillsboro, OR, with hybrid onsite/remote work. Responsibilities include testbench development, coverage planning, and regression testing for DDR/DRAM controller tech.

The role requires a Bachelor’s in EE/CS and 10+ years in HDL verification, SystemVerilog fluency, and familiarity with DDR DRAM tech; Python/TCL scripting is preferred. Rambus offers competitive compensation and benefits.

Qualifications

  • Bachelor's Degree or above in EE/CS, minimum 10 years experience with HDL logic Design-Verification
  • System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must
  • Pre-existing Experience / familiarity with DDR DRAM technology a strong preference
  • Working experience with Python and TCL scripting languages preferred

Responsibilities

  • Testbench and test sequence development for verification of new controller technologies and features
  • Functional coverage planning, coverage item coding, and test suite augmentation to achieve Functional Coverage
  • Regression test development, monitoring, debug/triage, and correction to test environment, sequences, debug of controller RTL design
  • Development & support of Verification environment scripting and capabilities

Skills

HDL verification
SystemVerilog
Python scripting
TCL scripting

Education

Bachelor's degree or higher in EE/CS

Tools

Verilog/SystemVerilog

Job description

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior/Principal Design Verification Engineer to join our Memory Controller IP team in Hillsboro, Oregon. The successful candidate will participate in pre-silicon RTL Verification activities related to Memory Controller SoftIP development, on leading-edge DDR, HBM, and GDDR DRAM controller technologies. This is a Full Time position, reporting to the local onsite manager of the Memory Controller IP Verification team .

Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite while also allowing for two days of remote work.

Responsibilities

Duties in this position will include:

  • Testbench and test sequence development for verification of new controller technologies and features
  • Functional coverage planning, coverage item coding, and test suite augmentation to achieve Functional Coverage
  • Regression test development, monitoring, debug/triage, and correction to test environment, sequences, debug of controller RTL design
  • Development & support of Verification environment scripting and capabilities

Qualifications

  • Bachelors Degree or above in EE/CS, minimum 10 years experience with HDL logic Design-Verification
  • System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must
  • Pre-existing Experience / familiarity with DDR DRAM technology a strong preference
  • Working experience with Python and TCL scripting languages preferred

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.

The US salary range for this full-time position is $127,400 to $236,600. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job‑related skills, experience, qualifications, work location and market conditions.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.

Rambus is proud to be an Equal Employment Opportunity and Affi­…

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check outrambus.com/careers/.

#LI-HYBRID

#LI-RF1

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Principal Engineer
Design Verification Principal Engineer

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Hybrid Principal Design Verification Engineer
Hybrid Principal Design Verification Engineer

Rambus • Hillsboro (AL)

Hybrid
USD 127,000 - 237,000
Hybrid work model
Onsite three days per week
Competitive compensation
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Bonus
Equity
401(k) matching
+4
Principal DV Engineer – Hybrid (Memory Controller)
Principal DV Engineer – Hybrid (Memory Controller)

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
PE Logic Design
PE Logic Design

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
MTS Logic Design
MTS Logic Design

Rambus.com • Hillsboro (OR)

Hybrid
USD 86,000 - 161,000
Base salary plus bonus
Equity
401(k) matching
+4
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Hybrid work model
Lead MTS Applications Engineering
Lead MTS Applications Engineering

Rambus.com • San Jose (CA)

Hybrid
USD 117,000 - 168,000
base salary
bonus
equity
+5
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000