Principal AI/ML Verification Engineer

SiMa.ai

San Jose (CA)

On-site

USD 204,000 - 316,000

Full time

3 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Equity
Benefits package

Job summary

SiMa.ai in San Jose, CA is seeking a Principal Engineer, AI & ML Design Verification to lead MLA verification efforts and develop test benches using UVM and SystemVerilog.

Responsibilities include architecture discussions, test plan execution, debugging, and collaboration with architecture, SoC hardware, and software teams. Requires 12+ years in pipeline-based verification and AMBA/SVA knowledge.

Qualifications

  • BS/MS in EE or CS with 12+ years of experience in functional verification of pipeline-based designs, preferably MLAs, DSPs, CPUs or GPUs.
  • Very good experience of UVM and SystemVerilog verification methodologies.
  • Developed UVM/Test Bench components (BFMs, ScoreBoards, SVA) from scratch and proficient with debugging & coverage tools.
  • Knowledge of AMBA protocols is a must; SVA knowledge is a plus.

Responsibilities

  • Independently perform MLA verification execution and closure.
  • Participate in MLA architecture, micro-architecture and feature discussions and reviews.
  • Define and develop MLA test bench components using UVM & System Verilog.
  • Develop and execute test plans.
  • Lead code coverage reviews and closure; SystemVerilog Assertion coverage.
  • Manage debugging of test and regression failures.
  • Help emulation team with triaging failures.
  • Work closely with Architecture, SoC Hardware and Software teams.

Skills

UVM
SystemVerilog
Test Bench Dev
Debugging
AMBA Protocols
SVA
Silicon Debug

Education

BS/MS in EE or CS with 12+ years

Tools

BFMs
ScoreBoards
Debug Tools

Job description

SiMa.ai in San Jose, CA is seeking a Principal Engineer, AI & ML Design Verification to lead MLA verification efforts and develop test benches using UVM and SystemVerilog.

Responsibilities include architecture discussions, test plan execution, debugging, and collaboration with architecture, SoC hardware, and software teams. Requires 12+ years in pipeline-based verification and AMBA/SVA knowledge.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal ML/AI Design Verification Architect
Principal ML/AI Design Verification Architect

SiMa.ai, Inc. • San Jose (CA)

On-site
USD 204,000 - 316,000
Equity
Benefits package
Principal Engineer, AI & ML Design Verification (AI2517)
Principal Engineer, AI & ML Design Verification (AI2517)

SiMa.ai • San Jose (CA)

On-site
USD 204,000 - 316,000
Equity
Benefits package
Principal Engineer, AI & ML Design Verification (AI2517)
Principal Engineer, AI & ML Design Verification (AI2517)

SiMa.ai, Inc. • San Jose (CA)

On-site
USD 204,000 - 316,000
Equity
Benefits package
ML-Driven Verification Engineer: RTL/UVM/SVA
ML-Driven Verification Engineer: RTL/UVM/SVA

VerifAI • San Francisco (CA)

On-site
USD 120,000 - 180,000
Lead AI Silicon Verification Architect (UVM)
Lead AI Silicon Verification Architect (UVM)

Unconventional AI • Palo Alto (CA)

On-site
USD 130,000 - 160,000
Best-in-class health benefits
401k matching
Unlimited PTO
+1
Senior SoC DV Lead: AI/ML Verification Architect
Senior SoC DV Lead: AI/ML Verification Architect

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Principal Verification Engineer - UVM for AI Processor
Principal Verification Engineer - UVM for AI Processor

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 110,000 - 140,000
Senior SoC Verification Engineer (AI/ML Enabled)
Senior SoC Verification Engineer (AI/ML Enabled)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits
Retirement savings plans
Quarterly bonus payments
+1
Senior Verification Engineer: Multimedia/AI/ML Silicon
Senior Verification Engineer: Multimedia/AI/ML Silicon

Google Inc. • Mountain View (CA)

On-site
USD 163,000 - 236,000
(Mid/Sr/Princ) Verification Design Engineer (UVM)
(Mid/Sr/Princ) Verification Design Engineer (UVM)

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 110,000 - 140,000