Pre-Silicon Digital Verification Engineer

Apple

Sunnyvale (CA)

On-site

USD 150,000 - 278,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock programs
Tuition reimbursement
Relocation assistance

Job summary

Apple, Inc. in Sunnyvale, California, is seeking a Pre-Silicon Digital Verification Engineer to join its mixed signal ASIC team.

You will verify complex digital IPs and own verification testbenches using SystemVerilog, UVM, and formal methods, ensuring bug-free designs toward tapeout. You will collaborate with system architects and digital designers to create precise specifications, build verification plans, and develop drivers, tests, and checkers while improving coverage.

Qualifications

  • BS and a minimum of 3 years of relevant industry experience.
  • Extensive coursework in digital design and computer architecture.
  • Foundation in object oriented programming techniques.
  • Lab courses or work experience with SystemVerilog.
  • Familiar with constrained random verification techniques.
  • Familiarity with clock domain crossing design and verification techniques.

Responsibilities

  • Collaborate in developing precise design specifications for digital control blocks
  • Use design specifications to create block and chip level verification plans
  • Architect and create block level verification elements
  • Assist in architecting chip and system level verification environments
  • Use System Verilog and UVM to develop drivers, tests, reference models and checkers
  • Debug test failures and work with designers to develop fixes
  • Use functional and code coverage to track progress and gauge tapeout readiness

Skills

Digital design
Computer architecture
Object oriented programming

Education

Bachelor's degree

Tools

SystemVerilog
UVM

Job description

Pre-Silicon Digital Verification Engineer

Pre-silicon digital verification engineer for mixed signal integrated circuits.Join an accomplished team at Apple developing custom integrated circuits for Apple’s existing and future product lines. As a member of our mixed signal ASIC team, you will be responsible for verifying complex digital IP’s. You will work with the system architects and digital designers, making block level specifications clear and precise. You will use the specifications to build verification plans to exercise the functional, performance, stress cases, and error conditions in your blocks. You will own the creation of the verification testbenches, using formal verification and UVM based simulation. Then you will build the testcases using System Verilog Assertions and constrained random UVM testcases to get complete functional and code coverage for your blocks.You will participate in code reviews of other blocks in the chips, offering proposals to more efficiently achieve our goal of bug free designs on the first tapeout. In addition to traditional digital circuit simulation, you will have the opportunity to learn and use other verification techniques such as formal verification, digital mixed signal verification, and analog mixed signal simulation using state-of-the-art tools.Although the team is small, we supply silicon to most of Apple’s industry leading hardware development teams. We have a close-knit, high performing team ready to ready to mentor engineers entering the mixed signal ASIC development field. Join us in building Apple’s next generation products. Do you want to be a part of building the “surprise and delight” in Apple’s future products?

Description
  • Collaborate in developing precise design specifications for digital control blocks
  • Use design specifications to create block and chip level verification plans
  • Architect and create block level verification elements
  • Assist in architecting chip and system level verification environments
  • Use System Verilog and UVM to develop drivers, tests, reference models and checkers
  • Debug test failures and work with designers to develop fixes
  • Use functional and code coverage to track progress and gauge tapeout readiness
Minimum Qualifications
  • BS and a minimum of 3 years of relevant industry experience
Preferred Qualifications
  • Extensive course work in digital design and computer architecture
  • Foundation in object oriented programming techniques
  • Lab courses or work experience with System Verilog
  • Familiar with constrained random verification techniques
  • Familiarity with clock domain crossing design and verification techniques

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Pre-Silicon Digital Verification Engineer
Pre-Silicon Digital Verification Engineer

Hardware FYI • Sunnyvale (CA)

On-site
USD 130,000 - 200,000
Pre-Silicon Digital Verification Engineer
Pre-Silicon Digital Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 120,000 - 180,000
Design Verification Engineer
Design Verification Engineer

Apple • San Francisco (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental cover
Retirement benefits
Employee stock programs + stock plan
+2
Design Verification Engineer
Design Verification Engineer

Apple Inc. • California

On-site
USD 175,000 - 309,000
Employee stock purchase plan
Comprehensive medical and dental
Retirement benefits
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
Design Verification Engineer
Design Verification Engineer

Apple • Los Angeles (CA)

On-site
USD 120,300 - 181,200
Comprehensive medical and dental coverage
Employee stock programs
Tuition reimbursement for education
Design Verification Engineer
Design Verification Engineer

Apple, Inc. • Waltham (MA)

On-site
USD 135,000 - 250,000
Health insurance
Retirement benefits
Stock programs
+5
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 308,500
Employee stock programs
Relocation assistance
Bonuses/Commission
+1
Digital/Mixed Signal Modeling/Verification Engineer
Digital/Mixed Signal Modeling/Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 185,000 - 325,000
Mixed-Signal Verification Engineer
Mixed-Signal Verification Engineer

Apple Inc. • San Diego (CA)

On-site
USD 123,000 - 214,000
Medical & dental coverage
Retirement benefits
Product discounts
+2