Design Verification Engineer

Apple, Inc.

Waltham (MA)

On-site

USD 135,000 - 250,000

Full time

17 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance
Retirement benefits
Stock programs
Relocation support
Tuition reimbursement
Employee stock purchase plan
Product discounts
Free services

Job summary

Waltham, Massachusetts-based Apple, Inc. seeks a design verification engineer to craft first silicon for IP designs and establish pre-silicon DV methodology.

You will develop verification environments with stimulus, checkers, and coverage, and drive RTL sign-off readiness with a focus on efficiency using LLMs. The role requires SystemVerilog/UVM expertise, scalable test benches, and collaboration across IP/SoC teams.

Qualifications

  • BS degree in technical subject area and a minimum 3 years relevant industry experience or equivalent.

Responsibilities

  • Study design specification and create test plan
  • Develop infrastructure in SystemVerilog/UVM to stress the design
  • Develop and fix failures from regressions, close bugs
  • Use LLMs to do verification efficiently

Skills

SystemVerilog
UVM
OOP
LLMs for verification
Power-aware UPF

Education

BS degree in technical subject area
MS degree in a technical subject area

Tools

Python/Perl/TCL scripting

Job description

Waltham, Massachusetts, United States Hardware

At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers daily.This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

Description

In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture. You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. A mindset to break the design is highly desirable.Furthermore, you will develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling features, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage. You will also be expected to make use of LLM and related technologies to achieve efficient execution and improved quality.

Responsibilities
  • Study design specification and create test plan
  • Develop infrastructure in SystemVerilog/UVM to stress the design
  • Develop and fix failures from regressions, close bugs
  • Use LLMs to do verification efficiently
Minimum Qualifications
  • BS degree in technical subject area and a minimum 3 years relevant industry experience or equivalent.
Preferred Qualifications
  • MS degree in a technical subject area and relevant industry experience strongly preferred
  • Strong knowledge of OOP, SystemVerilog and UVM
  • Strong knowledge in developing scalable and portable testbenches
  • Proven experience with verification methodologies and tools such as simulators, waveform viewer, build and run automation, coverage collection, and gate-level simulations
  • Working experience using LLMs for efficiency and quality
  • Experience with power-aware (UPF) or similar verification methodology
  • Knowledge of one of the scripting languages such as Python, Perl, TCL
  • Some experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required
  • Knowledge of formal verification methodology is a plus but not required

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $134,700 and $249,500, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer
Design Verification Engineer

Apple Inc. • California

On-site
USD 175,000 - 309,000
Employee stock purchase plan
Comprehensive medical and dental
Retirement benefits
Design Verification Engineer
Design Verification Engineer

Apple • San Francisco (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental cover
Retirement benefits
Employee stock programs + stock plan
+2
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Design Verification Engineer
Design Verification Engineer

Apple • Cary (NC)

On-site
USD 190,000 - 230,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Cary (NC)

On-site
USD 150,000 - 200,000
Design Verification Engineer
Design Verification Engineer

Apple • Los Angeles (CA)

On-site
USD 120,300 - 181,200
Comprehensive medical and dental coverage
Employee stock programs
Tuition reimbursement for education
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 129,300 - 225,300
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,000 - 175,000
Medical and dental coverage
Employee stock programs
Stock Purchase Plan
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 308,500
Employee stock programs
Relocation assistance
Bonuses/Commission
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1