Enable job alerts via email!

Physical Design Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 107,000 - 162,000

Full time

8 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a talented physical design engineer to join their dynamic team. In this role, you will be at the forefront of low power Wifi subsystem design, working on critical block-level implementations and collaborating closely with various engineering teams. Your expertise in physical design using ICC2/FC tools will be essential as you tackle challenges in debugging and automation. This position offers an exciting opportunity to contribute to cutting-edge wireless technologies while enjoying a competitive salary and comprehensive benefits package. If you are passionate about innovation and eager to make an impact, this role is perfect for you.

Qualifications

  • 2+ years of experience in physical design from netlist to GDS.
  • Experience in low power physical design and scripting for automation.

Responsibilities

  • Complete block-level physical design from netlist to GDS.
  • Collaborate with teams to improve physical design PPA and QOR.

Skills

Physical Design
Low Power Design
Debugging Skills
Scripting (TCL/PERL)

Education

Bachelor's degree in Science or Engineering

Tools

ICC2
FC Tools

Job description

**Company:**

Qualcomm Atheros, Inc.

**Job Area:**

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Qualcomm-Atheros, a.k.a. QCA http://www.qualcomm.com/qca/, is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing, and consumer electronics markets. As a key member of a fast-paced Integrated Wireless Technology team, you will work on low power next-generation Wifi subsystem physical design implementation. You will also be involved in Floor Planning (FP), Place and Route (P&R), Physical Verification (PV), Power/Performance/Area (PPA) optimization, and closure of blocks with high QOR.

Responsibilities:

The candidate will be responsible for completing critical block-level physical design from netlist to GDS, debugging issues, and proactively finding solutions. This role involves close collaboration with Design, Synthesis, and STA teams to provide physical design feedback and improve the overall block’s physical design PPA and QOR. You will also participate in Floor Planning (FP), Placement, Clock Tree Synthesis (CTS), STA closure, and Physical verification closure for critical WiFi blocks. Additionally, you will work on automating PD flows to accommodate rapid changes from the logic design team and be involved in key decisions for Block level Physical Implementation.

Experience in low power physical design with ICC2/FC tools, strong debugging skills, and scripting (TCL/PERL) for physical design issues is essential. A deep understanding of physical design flow and methodology is preferred.

Minimum Requirements:
  • 2+ years of experience in physical design using ICC2/FC tools from netlist to GDS.
  • Experience in low power physical design.
  • Scripting knowledge (TCL/PERL) for PD flow automation.
  • Debugging capabilities for PD flows.
  • Debugging skills for PV and STA flows are a plus.
  • UPF knowledge is a plus.
  • Experience in high frequency and high congestion block-level physical design closure is preferred.
Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or a related field.

Qualcomm is an equal opportunity employer. For accommodations during the application process, contact disability-accomodations@qualcomm.com or visit https://qualcomm.service-now.com/hrpublic?id=hr. Qualcomm commits to providing accessible hiring processes and workplaces for individuals with disabilities.

Note to Staffing and Recruiting Agencies:

Our Careers Site is intended solely for individuals seeking employment at Qualcomm. Agencies and their representatives are not authorized to submit profiles or resumes. Qualcomm does not accept unsolicited resumes from agencies and is not responsible for associated fees.

EEO Statement & Benefits:

Qualcomm is an equal opportunity employer. We value diversity and inclusion and do not discriminate based on race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other protected categories.

Salary range: $107,400.00 - $161,200.00. Compensation includes base salary, annual discretionary bonuses, RSU grants, and comprehensive benefits. For more details, contact Qualcomm Careers or visit our benefits page.

For more information about this role, visit http://www.qualcomm.com/contact/corporate.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Physical Design Engineer

Saigepartners

San Jose

On-site

USD 120,000 - 160,000

Yesterday
Be an early applicant

Physical Design Engineer

Sintegra Inc.

Santa Clara

On-site

USD 120,000 - 400,000

14 days ago

Physical Design Engineer

Persimmons Inc.

San Jose

On-site

USD 100,000 - 160,000

5 days ago
Be an early applicant

Design Engineer - Crypto

ZipRecruiter

San Francisco

Remote

USD 80,000 - 120,000

6 days ago
Be an early applicant

UI/UX Engineer (Design Technologist)

Whissle

San Francisco

Remote

USD 80,000 - 120,000

6 days ago
Be an early applicant

Physical Design Engineer

Amazon

Cupertino

On-site

USD 100,000 - 160,000

6 days ago
Be an early applicant

UI / UX Engineer (Design Technologist)

Mediabistro

California

Remote

USD 90,000 - 120,000

Today
Be an early applicant

Physical Design Engineer

ZipRecruiter

Milpitas

On-site

USD 100,000 - 140,000

12 days ago

Physical Design Engineer - 2202599

ZipRecruiter

Cupertino

On-site

USD 90,000 - 150,000

12 days ago