Physical Design Engineer

Broadcom

San Jose (CA)

On-site

USD 144,000 - 230,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Discretionary annual bonus
Equity grants / annual equity awards
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays, paid sick leave
Vacation time, Paid time off
Paid Family Leave

Job summary

Broadcom in San Jose, CA seeks a senior designer to own design implementation activities focused on place and route and timing closure. You will handle floor-planning, partitioning, placement, clock tree synthesis, routing, and timing analysis to ensure robust silicon.

You will drive tools and methodologies to achieve target PPA metrics, complete equivalence checks, STA, timing closure, and power optimization while implementing ECOs and following Broadcom's milestone flow for Right-first time

Qualifications

  • Education: BS or MS in Electrical/Computer Engineering or related field with 12+ or 10+ years of related experience.
  • Experience with place and route, timing constraints, and STA.
  • Experience with formal verification, timing analysis and ECO implementation.

Responsibilities

  • Work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC).
  • Drive tools and methodologies to achieve desired PPA metrics.
  • Complete equivalence checks, STA, Timing closure and power optimization.
  • Implement timing and functional ECOs.
  • Apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.

Skills

Timing analysis
Place and route
Floor-planning
Clock tree synthesis
Power optimization
Equivalence checks
Timing closure
ASIC/SoC design
Team collaboration

Education

BS in Electrical Engineering/ Computer Engineering or related field
MS in Electrical Engineering/ Computer Engineering or related field

Tools

Primetime
ICC2
Innovus
Caliber
LEC
PrimeTime

Job description

  • Work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC).
  • Drive tools and methodologies to achieve desired PPA metrics.
  • Complete equivalence checks, STA, Timing closure and power optimization.
  • Implement timing and functional ECOs.
  • Apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.
Job Description:
Responsibilities Include:
  • Work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC).
  • Drive tools and methodologies to achieve desired PPA metrics.
  • Complete equivalence checks, STA, Timing closure and power optimization.
  • Implement timing and functional ECOs.
  • Apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.
Qualifications Desired:
  • Primary expertise in place and route and/or timing (constraints, STA) can be considered for this position.
  • Proficient in design implementation activities both at block and SoC level.
  • Well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification and/ or constraints development, constraints validation, timing analysis and closure.
  • Experience with formal verification, timing analysis and Eco implementation.
  • Experience with tools such as Primetime, ICC2, Innovus, Caliber, LEC, PrimeTime etc is highly desirable.
  • Full chip tapeout experience based on 7nm and lower technologies is highly preferred.
  • Hands on experience with timing analysis and place and route tools for ASIC/ SoC Design is a must.
Additional Requirements:
  • Good problem solver.
  • Self starter who can work independently.
  • Experienced in working in a global team and dynamic environment.
  • Possess ability to learn and adapt to new tools and methodologies on the fly.
  • Excellent communication skills.
Education required:
  • BS in Electrical Engineering/ Computer Engineering or related field and 12+ years of related experience; or an MS in Electrical Engineering/ Computer Engineering or related field and 10+ years of related experience.
Compensation And Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

R027531

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Implementation Engineer
Design Implementation Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Design Implementation Engineer
Design Implementation Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental & vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Physical Design Engineer
Physical Design Engineer

Broadcom • Allentown

On-site
USD 144,000 - 230,000
Discretionary annual bonus
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Physical Design Engineer
Physical Design Engineer

Broadcom • Broomfield (CO)

On-site
USD 144,000 - 230,000
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Allentown

On-site
USD 122,000 - 195,000
Annual bonus
Equity awards
401(k) matching
+4
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Broomfield (CO)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Equity grant
Equity awards
+6
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

8413 LSI Corporation • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity awards
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3
Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 101,000 - 162,000
Medical plans
Dental plan
Vision plan
+5