Orbital FPGA Design Engineer — High-Speed, Spaceborne

GCS Recruitment

Sammamish (WA)

Sur place

USD 140 000 - 190 000

Plein temps

Il y a 2 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

GCS Recruitment is seeking a Senior FPGA Design Engineer to join our client building a leading LEO satellite constellation. You will design, integrate, and debug RTL on AMD/Xilinx Versal and UltraScale+ FPGAs, and contribute to high-speed interfaces used in space-grade hardware.

You will develop embedded Linux environments with PetaLinux/Yocto, bring-up boards via JTAG/ILA, and collaborate with hardware teams to validate designs destined for orbit. Citizenship or permanent residency is required.

Qualifications

  • 8+ years FPGA/RTL development using Verilog, SystemVerilog, or VHDL.
  • Hands-on experience with high-speed transceivers (GTY/GTM) and 25G/50G/100G Ethernet.
  • Board bring-up and hardware debugging experience.
  • Experience achieving timing closure on modern FPGA devices.
  • U.S. Citizenship or Permanent Residency required.

Responsabilités

  • Design, integrate, and debug RTL on AMD/Xilinx Versal and UltraScale+ FPGAs.
  • Configure and bring up GTY-class transceivers and debug 25 Gbps+ serial links.
  • Implement and validate high-speed Ethernet solutions (MRMAC/CMAC IP).
  • Develop embedded Linux environments using PetaLinux/Yocto.
  • Perform FPGA and board bring-up using JTAG, ILA, and lab test equipment.
  • Collaborate with hardware engineers to support system validation and debugging.
  • Create diagnostic and monitoring tools to support development and test activities.

Connaissances

Verilog
SystemVerilog
VHDL
FPGA debugging
Timing closure
GTY/GTM transceivers
Ethernet 25G/50G/100G

Outils

PetaLinux
Yocto
Device trees
Embedded Linux drivers

Description du poste

GCS Recruitment is seeking a Senior FPGA Design Engineer to join our client building a leading LEO satellite constellation. You will design, integrate, and debug RTL on AMD/Xilinx Versal and UltraScale+ FPGAs, and contribute to high-speed interfaces used in space-grade hardware.

You will develop embedded Linux environments with PetaLinux/Yocto, bring-up boards via JTAG/ILA, and collaborate with hardware teams to validate designs destined for orbit. Citizenship or permanent residency is required.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior FPGA Design Engineer - Space/Orbital Tech
Senior FPGA Design Engineer - Space/Orbital Tech

GCS Recruitment • Bothell (WA)

Sur place
USD 140 000 - 190 000
Spaceborne FPGA Engineer: RTL & High-Speed Links
Spaceborne FPGA Engineer: RTL & High-Speed Links

GCS Recruitment • Redmond (WA)

Sur place
USD 150 000 - 210 000
Senior FPGA Design Engineer for Spaceborne Communications
Senior FPGA Design Engineer for Spaceborne Communications

GCS Recruitment • La Mesa (NM)

Sur place
USD 120 000 - 180 000
Senior FPGA Engineer - Space-Borne RTL & 100G Links
Senior FPGA Engineer - Space-Borne RTL & 100G Links

GCS Recruitment • Coronado (CA)

Sur place
USD 140 000 - 190 000
Senior FPGA Design Engineer
Senior FPGA Design Engineer

GCS Recruitment • La Mesa (NM)

Sur place
USD 120 000 - 180 000
Sr FPGA Engineer
Sr FPGA Engineer

GCS Recruitment • Bothell (WA)

Sur place
USD 140 000 - 190 000
Senior FPGA Engineer
Senior FPGA Engineer

GCS Recruitment • Sammamish (WA)

Sur place
USD 140 000 - 190 000
Senior FPGA Engineer
Senior FPGA Engineer

GCS Recruitment • Coronado (CA)

Sur place
USD 140 000 - 190 000
Sr FPGA Engineer
Sr FPGA Engineer

GCS Recruitment • Redmond (WA)

Sur place
USD 150 000 - 210 000
Senior FPGA Engineer (Phased-Array Satellite Links)
Senior FPGA Engineer (Phased-Array Satellite Links)

GCS Recruitment • San Francisco (CA)

Sur place
USD 120 000 - 180 000